

2016 11th IEEE Symposium on Industrial Embedded Systems (SIES 2016)

**Krakow, Poland
23 – 25 May 2016**



**IEEE Catalog Number: CFP16INB-POD
ISBN: 978-1-5090-2283-0**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16INB-POD
ISBN (Print-On-Demand):	978-1-5090-2283-0
ISBN (Online):	978-1-5090-2282-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Session 1: Real-Time Control Systems

Reconfigurable pipelined sensing for image-based control. <i>Robinson Medina, Sander Stuijk, Dip Goswami and Twan Basten</i>	1
A Framework based on Real-Time OS and Multi-Agents for intelligent autonomous robot competitions <i>Davide Calvaresi, Paolo Sernani, Andrea Claudi, Alessio Balsini, Mauro Marinoni, Aldo Franco Dragoni and Giorgio Buttazzo</i>	9
Cyber/Physical Co-Design in Practice: Case Studies in MetroII <i>Luca Rizzon and Roberto Passerone</i>	19
Conformance Checking for Programmable Logic Controller Programs and Specifications <i>Dániel Darvas, István Majzik and Enrique Blanco Viñuel</i>	29

Session 2: Mixed-Criticality and Certification

Sample-Drop Firmness Analysis of TDMA-Scheduled Control Applications <i>Amir Behrouzian, Dip Goswami, Marc Geilen, Martijn Hendriks, Hadi Alizadeh Ara, Eelco Horssen, Maurice Heemels and Twan Basten</i>	37
Real-time Scheduling for 3D GPU Rendering <i>Stephan Schnitzer, Simon Gansel, Frank Dürr and Kurt Rothermel</i>	45
FPGA Hardware in the Loop System for ERTMS-ETCS Train Equipment Testing <i>Naim Harb, Esteban Pelaez, Carlos Valderrama and Alexandre Girardi</i>	55
Energy Efficient Mapping of Mixed Criticality Applications on Unrelated Heterogeneous Multicore Platforms <i>Muhammad Ali Awan, Damien Masson and Eduardo Tovar</i>	63

Session 3: Real-Time Scheduling

EDF Schedulability Test for the E-TDL Time-Triggered Framework <i>Tomasz Kloda, Bruno D'Ausbourg and Luca Santinelli</i>	73
Computing Optimal Communication Schedules for Time-Triggered Networks Using an SMT Solver <i>Christian Schöler, Ayman Murshed, Rene Krenz-Baath and Roman Obermaisser</i>	83
A soft real-time scheduling framework for wireless industrial sensor actuator networks <i>Christian Schöler, Ayman Murshed, Rene Krenz-Baath and Roman Obermaisser</i>	92

Session 4: Automotive Systems

Minimizing stack usage for AUTOSAR/OSEK's restricted fixed-priority preemption threshold support <i>Leo Hatvani and Reinder J. Bril</i>	103
Splitting Tasks for Migrating Real-Time Automotive Applications to Multi-Core ECUs <i>Martin Lowinski, Dirk Ziegenbein and Sabine Glesner</i>	113
System-level Timing Feasibility Test for Cyber-physical Automotive Systems <i>Sebastian Tobuschat, Rolf Ernst, Arne Hamann and Dirk Ziegenbein</i>	121

Session 5: Probabilistic execution time analysis

Probabilistic Analysis of Cache Memories and Cache Memories Impacts on Multi- core Embedded Systems <i>Fabrice Guet, Luca Santinelli and Jerome Morio</i>	131
Modeling the Confidence of Timing Analysis for Time Randomised Caches <i>Pedro Benedicte, Leonidas Kosmidis, Eduardo Quiñones, Jaume Abella and Francisco J. Cazorla</i>	141
Static Probabilistic Timing Analysis in Presence of Faults <i>Chao Chen, Luca Santinelli, Jerome Hugues and Giovanni Beltrame</i>	149

Work-in-Progress Session

Architectures:

MIPP: A Microbenchmark Suite for Performance, Power, and Energy Consumption Characterization of GPU architectures <i>Nicola Bombieri, Federico Busato, Franco Fummi and Michele Scala</i>	159
Automated FPGA Implementations of BIP Designs <i>Maya Safieddine, Fadi Zaraket, Mohamad Jaber, Rouwaida Kanj and Mazen Saghir</i>	165
Hardware Runtime Verification of Embedded Software in SoPC <i>Dimitry Solet, Sebastien Pillement, Mikaël Briday, Jean-Luc Bechennec and Sebastien Faucou</i>	171
Efficient Algorithms for Memory Management in Embedded Vision Systems <i>Khadija Hadj Salem, Yann Kieffer and Stéphane Mancini</i>	177

Analysis:

End-to-End Path Delay Estimation in Embedded Software Involving Heterogeneous Models <i>Padma Iyengar, Arne Noyer, Joachim Engelhardt, Elke Pulvermueller and Clemens Westerkamp</i>	183
Towards the Standardization of Plug-and-Play Devices for Model-Based Designs of Embedded Systems <i>Omair Rafique and Klaus Schneider</i>	189
Natural Interpretation of UML/MARTE Diagrams for System Requirements Specification <i>Aamir Khan, Frederic Mallet and Muhammad Rashid</i>	193
Testing real-time embedded software using runtime enforcement <i>Louis-Marie Givel, Matthias Brun, Jean-Luc Béchennec, Sebastien Faucou and Olivier H. Roux</i>	199
Availability Analysis for Synchronous Dataflow Graphs in Mixed-Criticality Systems <i>Roberto Medina, Etienne Borde and Laurent Pautet</i>	205
Improving Instruction Accurate Simulation for Parallel Automotive Applications <i>Dominik Schönwetter, Alexander Ditter, Dietmar Fey and Ralph Mader</i>	211
Applying Systems-Theoretic Process Analysis in the Context of Co-operative Driving <i>Joakim Oscarsson, Max Stoltz-Sundnes, Naveen Mohan and Viacheslav Izosimov</i>	215

Scheduling:

Explicit per-task deadline scaling for uniprocessor scheduling of job-level static mixed-criticality systems <i>Dirk Müller</i>	220
Further Analysis on Blocking Time Bounds for Partitioned Fixed Priority Multiprocessor Scheduling <i>Zhongqi Ma, Ryo Kurachi, Gang Zeng and Hiroaki Takada</i>	226
Towards an analysis for hierarchies of sporadic servers on Ethernet <i>Zahid Iqbal and Luis Almeida</i>	232

Use cases:

Embedded systems in the application of fog computing — levee monitoring use case <i>Robert Brzozka-Woch, Marek Konieczny, Piotr Nawrocki, Tomasz Szydlo and Krzysztof Zielinski</i>	238
--	-----

Session 6: Design for Memory and Shared Resources

Communication Aware Multiprocessor Binding for Shared Memory Systems <i>Shreya Adyanthaya, Marc Geilen, Twan Basten, Jeroen Voeten and Ramon Schiffelers</i>	244
Adaptive Memory Management Scheme for MMULess Embedded Systems <i>Ioannis Deligiannis and Georgios Kornaros</i>	254
Contention-Aware Performance Monitoring Counter Support for Real-Time MPSoCs <i>Javier Jalle, Mikel Fernandez, Jaume Abella, Jan Andersson, Matthieu Patte, Luca Fossati, Marco Zulianello and Francisco J Cazorla</i>	262
Data Bus Slicing for Contention-Free Multicore Real-Time Memory Systems <i>Javier Jalle, Eduardo Quiñones, Jaume Abella, Luca Fossati, Marco Zulianello and Francisco J Cazorla</i>	272

Session 7: Real-Time Schedulability Analysis

Response time analysis of hard real-time tasks sharing STM data under fully partitioned scheduling 280

António Barros, Patrick Meumeu Yomsı and Luis Miguel Pinho

Response Time Analysis of Sporadic DAG Tasks under Partitioned Scheduling 290

José Fonseca, Geoffrey Nelissen, Vincent Nelis and Luis Miguel Pinho

Tight Temporal Bounds for Dataflow Applications Mapped onto Shared Resources 300

Hadi Alizadeh Ara, Marc Geilen, Twan Basten, Amir Behrouzian, Martijn Hendriks and Dip Goswami