Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications 5

Editors:

F. Roozeboom

V. Narayanan

K. Kakushima

P. J. Timans

E. P. Gusev

Z. Karim

S. DeGendt

Sponsoring Divisions:

Electronics and Photonics

Dielectric Science & Technology

Published by
The Electrochemical Society
65 South Main Street, Building D
Pennington, NJ 08534-2839, USA
tel 609 737 1902
fax 609 737 2743
www.electrochem.org

ecs transactions ™

Vol. 66, No. 4

Copyright 2015 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

ISBN 978-1-62332-237-3 (CD-ROM)
ISBN 978-1-60768-594-4 (PDF)

Printed in the United States of America.

ECS Transactions, **Volume 66, Issue 4**
Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications 5

Table of Contents

Preface *iii*

Chapter 1
Keynote Presentation

(Invited) Heterogeneous Nano- to Wide-Scale Co-Integration of Beyond-Si and Si CMOS Devices to Enhance Future Electronics 3
A. Thean, N. Collaert, I. P. Radu, N. Waldron, C. Merckling, L. Witters, R. Loo, J. Mitard, R. Rooyackers, A. Vandooren, A. Verhulst, A. Veloso, D. Yakimets, T. H. Bao, D. Chiappe, A. Vaysset, O. Zografos, M. Caymax, C. Huyghebaert, K. Barla, A. Steegen

Chapter 2
Si Nanowires and SiGe Based High Mobility Substrates

(Invited) Strained-SiGe Channel FinFETs for High-Performance CMOS: Opportunities and Challenges 17
P. Hashemi, K. Balakrishnan, J. A. Ott, E. Leobandung, R. T. Mo, D. G. Park

High Mobility Materials on Insulator for Advanced Technology Nodes 31
W. Schwarzenbach, C. Figuet, D. Delprat, C. Veytizou, I. Huyet, C. Tempesta, L. Ecarnot, J. Widiez, V. Loup, J. M. Hartmann, P. Besson, C. Deguet, F. Mazen, B. Y. Nguyen, C. Maleville

Evaluation of Anisotropic Biaxial Stress in $Si_{1-x}Ge_x$/Ge Mesa-Structure by Oil-Immersion Raman Spectroscopy 39
S. Yamamoto, K. Takeuchi, R. Yokogawa, M. Tomita, D. Kosemura, K. Usuda, A. Ogura

A New Method to Induce Tensile Stress in Silicon on Insulator Substrate: From Material Analysis to Device Demonstration 47
S. Maitrejean, N. Loubet, E. Augendre, P. F. Morin, S. Reboh, N. Bernier, R. Wacquez, B. Lherron, A. Bonnevialle, Q. Liu, J. M. Hartmann, H. He, A. Halimaoui, J. Li, S. Pilorget, J. Kanyandekwe, L. Grenouillet, F. Chafik, Y. Morand, C. Le Royer, O. Faynot, M. Celik, B. Doris, B. de Salvo

Mechanical Analyses of Extended and Localized UTBB Stressors Formed with Ge Enrichment Techniques 57
P. F. Morin, L. Grenouillet, N. Loubet, A. Pofelski, D. Lu, Q. Liu, E. Augendre, S. Maitrejean, V. Fiori, B. de Salvo, B. Doris, W. Kleemeier

Chapter 3
Beyond CMOS Devices

(Invited) Si Nanowire Tunnel FETs for Energy Efficient Nanoelectronics 69
Q. T. Zhao, S. Richter, L. Knoll, G. V. Luong, S. Blaeser, C. Schulte-Braucks, A. Schäfer, S. Trellenkamp, D. Buca, S. Mantl

The Impact of the Ge Concentration in the Source for Vertical Tunnel-FETs 79
J. A. Martino, P. G. D. Agopian, F. S. Neves, A. Vandooren, R. Rooyackers, E. Simoen, A. Thean, C. Claeys

Chapter 4
III-V Based High Mobility Substrates

(Invited) Monolithic Integration of III-V As- and P-Based Devices on Si through Direct MBE Growth and Using Lattice Engineered Substrates 89
D. Lubyshev, J. Fastenau, A. Liu, Y. Wu

(Invited) Monolithic Integration of III-V Semiconductors by Selective Area Growth on Si(001) Substrate: Epitaxy Challenges & Applications 107
C. Merckling, S. Jiang, Z. Liu, N. Waldron, G. Boccardi, R. Rooyackers, Z. Wang, B. Tian, M. Pantouvaki, N. Collaert, J. Van Campenhout, M. Heyns, D. Van Thourhout, W. Vandervorst, A. Thean

(Invited) Dopant Activation and Deactivation in InGaAs during Sub-Millisecond Thermal Annealing 117
V. Sorg, S. N. Zhang, M. Hill, P. Clancy, M. O. Thompson

(Invited) Technology Options to Reduce Contact Resistance in Nanoscale III-V MOSFETs 125
R. T. P. Lee, W. Y. Loh, R. Tieckelmann, T. Orzali, C. Huffman, A. Vert, G. Huang, M. Kelman, Z. Karim, C. Hobbs, R. J. W. Hill, S. S. Papa Rao

(Invited) Record-Performance In(Ga)As MOSFETS Targeting ITRS High-Performance and Low-Power Logic 135
M. J. Rodwell, C. Y. Huang, S. Lee, V. Chobpattana, B. Thibeault, W. Mitchell, S. Stemmer, A. Gossard

Chapter 5
Process Integration

(Invited) Plasma Etching Technology Challenges for Future CMOS Fabrication Based on Microwave ECR Plasma 143
M. Izawa, M. Tanaka, N. Yasui, M. Morimoto

Effect of Hydrogen on Silicon Nitrides Formation by Microwave Excited Plasma Enhanced Chemical Vapor Deposition 151
A. Teramoto, Y. Nakao, T. Suwa, K. Hashimoto, T. Motoya, M. Hirayama, S. Sugawa, T. Ohmi

(Invited) Plasma Processes for Emerging Silicon-Based MEMS, NEMS and Packaging Applications 161
M. E. McNie

Enhanced Equipment and New Processes As Enabler for Power Technologies on 300mm Substrates 173
M. Engelhardt, J. Baumgartl, G. Denifl, G. Ehrentraut, M. Kuenle, M. Stadtmueller, S. Werner, D. Crippa, M. Kraft

Influence of Annealing Condition on TSV Pumping and Microstructure Evolution 183
X. Jing, U. H. Lee, C. Xu, Z. Niu, C. Song, W. Zhang, J. Y. Bae, J. Won

Chapter 6
Memory/Optical/Photonic Applications

(Invited) Temperature Influence on Current Leakage and Hysteresis of Nc-CdSe Embedded Zr-Doped HfO_2 High-k Dielectric Nonvolatile Memory 195
S. Zhang, Y. Kuo

Ge Nanostructures Embedded in ZrO_2 Dielectric Films for Nonvolatile Memory Applications 203
D. Lehninger, L. Khomenkova, C. Röder, G. Gärtner, B. Abendroth, J. Beyer, F. Schneider, D. C. Meyer, J. Heitmann

(Invited) Phosphor-Free III-Nitride Nanowire White Light Emitting Diodes: Challenges and Prospects 213
H. P. T. Nguyen, Y. Evo

Solid State Incandescent Light Emitting Device Made of WO_x Embedded Zr-Doped HfO_2 High-*k* Stack on Si 223
S. Zhang, Y. Kuo

(Invited) Fabrication of High-Quality TiO_2 Nanotubes on Conductive Glasses 229
S. Li, X. Yang, X. Wei, Y. Xuan, Z. D. Chen, Y. Jiang

Chapter 7
Electrical and Physical Characterization Techniques

On the Origin of the Gate Oxide Failure Evaluated by Raman Spectroscopy 237
R. Yokogawa, M. Tomita, T. Mizukoshi, T. Hirano, K. Kusano, K. Sasaki, A. Ogura

Oxide Structure-Dependent Interfacial Layer Defects of $HfAlO/SiO_2/Si$ Stack Analyzed by Conductance Method 245
Y. M. Ding, D. Misra

Room Temperature Photoluminescence Characterization of Interface Quality of $SiN/SiO_2/Si$ Prepared under Various Deposition Techniques and Conditions 263
W. S. Yoo, B. G. Kim, S. W. Jin, T. Ishigaki, K. Kang

Chapter 8
Poster Session

Process Optimization of $CoSi_2$ Formation on P-Doped Poly-Si by Hot Wall-Based Rapid Thermal Annealing 273
J. Y. Lee, H. J. Kim, E. J. Kim, H. S. Song, S. J. Yeom, T. Ishigaki, K. Kang, W. S. Yoo

Pulse Width Modulation for Reducing Pulsed MOS Capacitor Measurement Time 281
M. Safarnezhad Hendijani, S. Zahedi

Non-Volatile Resistive Memory Switching in Pulsed Laser Deposited Rare-Earth Gallate-$GdGaO_3$ Thin Films 287
Y. Sharma, S. P. Pavunny, J. F. Scott, R. S. Katiyar

Novel Buffered Magnetic Logic Gate Grid 295
T. Windbacher, A. Makarov, V. Sverdlov, S. Selberherr

Effect of Process Temperature of Al_2O_3 Atomic Layer Deposition Using Accurate Process Gasses Supply System 305
H. Sugita, Y. Koda, T. Suwa, R. Kuroda, T. Goto, H. Ishii, S. Yamashita, A. Teramoto, S. Sugawa, T. Ohmi

Improved Structural and Electric Characterstics of Al/ALD-HfO_2/Ge MOS Capacitor by Germanium Dioxide and Germanium Oxynitride as Interfacial Layer 315
R. Prasher, D. Dass, R. Vaid

Author Index 323