

---

# **Advanced CMOS-Compatible Semiconductor Devices 17**

---

**Editors:****Y. Omura****J. A. Martino****J.-P. Raskin****S. Selberherr****H. Ishii****F. Gamiz****B.-Y. Nguyen****Sponsoring Division:****Electronics and Photonics**

Published by

**The Electrochemical Society**65 South Main Street, Building D  
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

[www.electrochem.org](http://www.electrochem.org)**ecs transactions**™**Vol. 66, No. 5**

---

Copyright 2015 by The Electrochemical Society.  
All rights reserved.

This book has been registered with Copyright Clearance Center.  
For further information, please contact the Copyright Clearance Center,  
Salem, Massachusetts.

Published by:

The Electrochemical Society  
65 South Main Street  
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902  
Fax 609.737.2743  
e-mail: [ecs@electrochem.org](mailto:ecs@electrochem.org)  
Web: [www.electrochem.org](http://www.electrochem.org)

ISSN 1938-6737 (online)  
ISSN 1938-5862 (print)  
ISSN 2151-2051 (cd-rom)

ISBN 978-1-62332-238-0 (CD-ROM)  
ISBN 978-1-60768-595-1 (PDF)

Printed in the United States of America.

---

**ECS Transactions, Volume 66, Issue 5**  
Advanced CMOS-Compatible Semiconductor Devices 17

**Table of Contents**

*Preface* *iii*

**Chapter 1  
Plenary Session**

(Plenary) Physical Insights on the Design of UTB Devices, Including FinFETs *J. G. Fossum* 3

(Plenary) Substrate Innovation for Extending Moore and More than Moore Law *C. Maleville* 13

**Chapter 2  
Device Technology**

(Invited) High Performance III-V-on-Insulator MOSFETs on Si Realized by Direct Wafer Bonding Applicable to Large Wafer Size *S. Takagi, S. H. Kim, Y. Ikku, M. Yokoyama, R. Nakane, J. Li, Y. C. Kao, M. Takenaka* 27

(Invited) 14nm FDSOI Technology for High-Speed and Energy-Efficient CMOS *O. Weber, E. Josse, M. Haond* 37

(Invited) Ultralow-Voltage Design and Technology of Silicon-on Thin-Buried-Oxide (SOTB) CMOS for High Energy Efficient Electronics in IoT Era *Y. Yamamoto, H. Makiyama, T. Yamashita, H. Oda, S. Kamohara, N. Sugii, Y. Yamaguchi, T. Mizutani, M. Kobayashi, T. Hiramoto* 43

(Invited) Advanced Semiconductor Devices for Future CMOS Technologies *C. Claeys, D. Chiappe, N. Collaert, J. Mitard, J. Radu, R. Rooyackers, E. Simoen, A. Vandooren, A. Veloso, N. Waldron, L. Witters, A. Thean* 49

N-Junctionless Transistor Prototype: Manufacturing Using a Focused Ion Beam System <i>L. P. B. Lima, M. V. P. dos Santos, M. A. Keiler, H. F. W. Dekkers, S. De Gendt, J. A. Diniz</i>	61
Using the Wave Layout Style to Boost the Digital ICs Electrical Performance in the Radioactive Environment <i>R. Navarenho de Souza, M. Guazzeli da Silveira, S. P. Gimenez</i>	71
Germanium Junctionless MOSFET with Steep Subthreshold Swing <i>M. Gupta, A. Kranti</i>	79
A Steep Subthreshold Swing Technique for Gate-All-Around SOI MOSFETs <i>C. Y. Chen, J. T. Lin, M. H. Chiang, W. C. Hsu</i>	87
Direct Characterization of Impact Ionization Current in Silicon-on-Insulator Body-Contacted MOSFETs <i>C. Marquez, N. Rodriguez, J. M. Montes, R. Ruiz, F. Gamiz, C. Sampedro, A. Ohata</i>	93
Study of Total Quantum Efficiency of Lateral SOI PIN Photodiodes with Back-Gate Bias, Intrinsic Length and Temperature Variation <i>C. Novo, J. Baptista, M. Guazzeli da Silveira, R. Giacomini, A. Afzalian, D. Flandre</i>	101
Threshold Voltage Modeling for Dynamic Threshold UTBB SOI in Different Operation Modes <i>V. T. Itocazu, K. R. A. Sasaki, M. B. Manini, V. Sonnenberg, J. A. Martino, E. Simoen, C. Claeys</i>	109
Improved Charge-Trapping Performance of Hf-Doped SrTiO <sub>3</sub> for Nonvolatile Memory Applications <i>X. D. Huang, P. T. Lai</i>	117

### **Chapter 3** **Nano, Micro, and Giga Technology**

(Invited) Si-Based Micro-Nanomechanics for Ultimate Sensing <i>T. Ono, M. Toda, Y. J. Seo, N. Inomata</i>	123
(Invited) A Sub-1G MEMS Sensor <i>D. Yamane, T. Konishi, H. Toshiyoshi, K. Masu, K. Machida</i>	131

(Gordon E. Moore Medal for Outstanding Achievement in Solid State Science and Technology) Research on Nano and Giga Electronics – Breakthroughs Along the Path <i>Y. Kuo</i>	139
---	-----

## **Chapter 4** **Device Physics**

(Invited) Comparative Simulation Study of InAs/Si and All-III-V Hetero Tunnel FETs <i>A. Schenk, S. Sant, K. Moselund, H. Riel</i>	157
Compact Model for Nano-Wire Tunnel Field-Effect Transistor <i>S. Sato, Y. Omura, A. Mallik</i>	171
Study of Hysteresis in Vertical Ge-Source Heterojunction Tunnel-FETs at Low Temperature <i>F. S. Neves, P. G. D. Agopian, J. A. Martino, A. Vandooren, R. Rooyackers, E. Simoen, A. Thean, C. Claeys</i>	179
Vertical Nanowire TFET Diameter Influence on Intrinsic Voltage Gain for Different Inversion Conditions <i>V. D. B. Sivieri, C. C. M. Bordallo, P. G. D. Agopian, J. A. Martino, R. Rooyackers, A. Vandooren, E. Simoen, A. Thean, C. Claeys</i>	187
Analytically Modeling the Asymmetric Double Gate Tunnel FET <i>H. Lv, S. Sato, Y. Omura, A. Mallik</i>	193
(Invited) Special Memory Mechanisms in SOI Devices <i>S. Cristoloveanu, M. Bawedin, C. Navarro, S. J. Chang, J. Wan, F. Andrieu, C. Le Royer, N. Rodriguez, F. Gamiz, A. Zaslavsky, Y. T. Kim</i>	201
(Invited) Challenges to Nano-Scale Device World <i>F. Balestra</i>	211
(Invited) Spin-Based Silicon and CMOS-Compatible Devices <i>V. Sverdlov, S. Selberherr</i>	223
Variation of Spin Lifetime with Spin Injection Orientation in Strained Thin Silicon Films <i>J. Ghosh, D. Osintsev, V. Sverdlov, S. Selberherr</i>	233

## **Chapter 5 Sensor Technology**

Stress Considerations in Thin Films for CMOS-Integrated Gas Sensors <i>L. Filipovic, S. Selberherr</i>	243
---	-----

Geometrical Magnetoresistance in Multi-Gate FDSOI Structures <i>C. Navarro, S. J. Chang, M. Bawedin, F. Andrieu, B. Sagnes, S. Cristoloveanu</i>	251
---	-----

## **Chapter 6 Materials and Process Technology**

Crystallinity Improvement of Ferroelectric BiFeO <sub>3</sub> Thin Film by Oxygen Radical Treatment <i>F. Imaizumi, T. Goto, A. Teramoto, S. Sugawa, T. Ohmi</i>	261
---	-----

Influence of Substrate on Hafnium Silicate Metal-Insulator-Metal Capacitors Grown by Atomic Layer Deposition <i>B. J. Hutchinson, V. S. Teodorescu, R. Negrea, B. Sheehan, P. Carolan, S. O'Brien, M. Modreanu, M. E. Pemble, I. M. Povey</i>	269
--	-----

Ultra-Low Temperature Flattening Technique of Silicon Surface Using Xe/H <sub>2</sub> Plasma <i>T. Suwa, A. Teramoto, T. Goto, M. Hirayama, S. Sugawa, T. Ohmi</i>	277
---	-----

Low Temperature Atomically Flattening of Si Surface of Shallow Trench Isolation Pattern <i>T. Goto, R. Kuroda, T. Suwa, A. Teramoto, N. Akagawa, D. Kimoto, S. Sugawa, T. Ohmi, Y. Kamata, Y. Kumagai, K. Shibusawa</i>	285
--	-----

## **Chapter 7 Devices and Circuits**

Proton Radiation Effects on the Analog Performance of Bulk n- and p-FinFETs <i>M. Bertoldo, A. V. D. Oliveira, P. G. D. Agopian, E. Simoen, C. Claeys, J. A. Martino</i>	295
---	-----

Comparison of Current Mirrors Designed with TFET or FinFET Devices for Different Dimensions and Temperatures <i>M. D. V. Martino, J. A. Martino, P. G. D. Agopian, A. Vandooren, R. Rooyackers, E. Simoen, A. Thean, C. Claeys</i>	303
---	-----

Impact of Gate Stack Dielectric on Intrinsic Voltage Gain and Low Frequency Noise in Ge pMOSFETs	309
<i>A. V. D. Oliveira, P. G. D. Agopian, J. A. Martino, W. Fang, H. Arimura, J. Mitard, H. Mertens, E. Simoen, A. Mocuta, N. Collaert, A. Thean, C. Claeys</i>	
FDSOI Suitability for Asynchronous Circuits at Sub-V <sub>T</sub>	315
<i>E. Amat, J. F. Christmann, O. Billoint, I. Miro, E. Beigne</i>	
Author Index	323