

2016 IEEE 66th Electronic Components and Technology Conference (ECTC 2016)

**Las Vegas, Nevada, USA
31 May – 3 June 2016**

Pages 1-653



**IEEE Catalog Number: CFP16ECT-POD
ISBN: 978-1-5090-1205-3**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16ECT-POD
ISBN (Print-On-Demand):	978-1-5090-1205-3
ISBN (Online):	978-1-5090-1204-6
ISSN:	0569-5503

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2016 IEEE 66th Electronic Components and Technology Conference

ECTC 2016

Table of Contents

Message from the ECTC 2016 General and Program

Chairs	xxxviii
Executive Committee	xl
Program Committee	xlii

Session 1: Advances in Fan-Out Packaging

InFO (Wafer Level Integrated Fan-Out) Technology	1
<i>Chien-Fu Tseng, Chung-Shi Liu, Chi-Hsi Wu, and Douglas Yu</i>	
Adaptive Patterning Design Methodologies	7
<i>Craig Bishop, Boyd Rogers, Chris Scanlan, and Tim Olson</i>	
Wafer Warpage Experiments and Simulation for Fan-Out Chip on Substrate	13
<i>Yuan-Ting Lin, Wei-Hong Lai, Chin-Li Kao, Jian-Wen Lou, Ping-Feng Yang, Chi-Yu Wang, and Chueh-An Hseih</i>	
Foldable Fan-Out Wafer Level Packaging	19
<i>T. Braun, K. -F. Becker, S. Raatz, M. Minkus, V. Bader, J. Bauer, R. Aschenbrenner, R. Kahle, L. Georgi, S. Voges, M. Wöhrmann, and K.-D. Lang</i>	
Panel Level Advanced Packaging	25
<i>Roger McCleary, Philippe Cochet, Tom Swarbrick, ChinTiong Sim, Gurvinder Singh, Yong Chang Bum, and Andy Kyawoo Aung</i>	
Development of Non-TSV Interposer (NTI) for High Electrical Performance Package	31
<i>Fang-Yu Liang, Hung-Hsien Chang, Wen-Tsung Tseng, J. Y. Lai, Stephen Cheng, Mike Ma, Suresh Ramalingam, Xin Wu, and Jaspreet Gandhi</i>	
Fan-Out Packaging of Microdevices Assembled Using Micro-Transfer-Printing	37
<i>M. Lueck, A. Huffman, P. Hines, J. Lannon, S. Bonafede, A. J. Trindade, and C. A. Bower</i>	

Session 2: TSV Fabrication, Characterization, and Reliability

Small Pitch, High Aspect Ratio Via-Last TSV Module	43
<i>Stefaan Van Huylbroeck, Michele Stucchi, Yunlong Li, John Slabbekoorn, Nina Tutunjian, Stefano Sardo, Nicolas Jourdan, Lieve Bogaerts, Filip Beirnaert, Gerald Beyer, and Eric Beyne</i>	
Impact of Interconnections on Vertically Stacked 20 um-Thick DRAM Chips	50
<i>M. Murugesan, T. Fukushima, J. C. Bea, S. Tanikawa, T. Tanaka, H. Hashimoto, and M. Koyanagi</i>	
Analysis and Remedy of the Discolor on Back-Side Revealing TSV	56
<i>Ming-Hung Chen, Ting-Chun Lin, Yu-Hsiang Hsiao, Yuan-Feng Chiang, Po-Wei Lu, Zhe-Hao Huang, and Ping-Feng Yang</i>	
Electroless and Electrolytic Copper Plating of Glass Interposer Combined with Metal Oxide Adhesion Layer for Manufacturing 3D RF Devices	62
<i>Zhiming Liu, Hailuo Fu, Sara Hunegnaw, Jun Wang, Michael Merschky, Tafadzwa Magaya, Akira Mieno, Aric Shorey, Satoru Kuramochi, Miyuki Akazawa, and Hobie Yun</i>	
High-Frequency Analysis of Embedded Microfluidic Cooling within 3-D ICs Using a TSV Testbed	68
<i>Hanju Oh, Xuchen Zhang, Gary S. May, and Muhannad S. Bakir</i>	
Electrical Model of Different Architectures of through Silicon Capacitors for High Frequency Power Distribution Network (PDN) Decoupling Operations	74
<i>Khadim Dieng, Cédric Bermond, Philippe Artillan, Olivier Guiller, Thierry Lacrevez, Sylvain Joblot, Grégory Houzet, Alexis Farcy, Yann Lamy, and Bernard Fléchet</i>	
Gold TSVs (Through Silicon Vias) for High-Frequency III-V Semiconductor Applications	82
<i>K. Kröehnert, V. Glaw, G. Engelmann, R. Jordan, K. Samulewicz, K. Hauck, R. Cronin, M. Robertson, O. Ehrmann, and K. -D. Lang</i>	

Session 3: Enhancement in Thermal Compression Bonding Processes

Development of Next Generation Flip Chip Interconnection Technology Using Homogenized Laser-Assisted Bonding	88
<i>Yanggyoo Jung, Dongsu Ryu, Minho Gim, Choonghoe Kim, Yunseok Song, Jinyoung Kim, Juhoon Yoon, and Choonheung Lee</i>	
Photonic Flash Soldering on Flex Foils for Flexible Electronic Systems	95
<i>Gari Arutinov, Rob Hendriks, and Jeroen van den Brand</i>	
Thermocompression Bonding Process Design and Optimization for Warpage Mitigation of Ultra-Thin Low-CTE Package Assemblies	101
<i>Vidya Jayaram, Scott McCann, Ting-Chia Huang, Satomi Kawamoto, Raj Pulugurtha, Vanessa Smet, and Rao Tummala</i>	
High-Throughput Thermal Compression Bonding of 20 um Pitch Cu Pillar with Gas Pressure Bonder for 3D IC Stacking	108
<i>Ling Xie, Sunil Wickramanayaka, Ser Choong Chong, Vasarla Nagendra Sekhar, and Daniel Ismael Cereno</i>	

Chip Rework on Ceramic and Organic Modules	115
<i>Richard Langlois and Christian Bergeron</i>	
Wafer Level Multi-chip Gang Bonding Using TCNCF	122
<i>Seokgeun Ahn, Hwankyu Kim, Dong Wook Kim, David Hiner, Keunsoo Kim, Taekyeong Hwang, Minjae Lee, Daebyoung Kang, and Juhoon Yoon</i>	
3D Stacking Using Bump-Less Process for Sub 10um Pitch Interconnects	128
<i>Jaber Derakhshandeh, Inge De Preter, Carine Gerets, Lin Hou, Nancy Heylen, Eric Beyne, Gerald Beyer, John Slabbekoorn, Vikas Dubey, Anne Jourdain, Goedele Potoms, Fumihiko Inoue, Geraldine Jamieson, Kevin Vandersmissen, Samuel Suhard, Tomas Webers, Giovanni Capuz, Teng Wang, Kenneth June Rebibis, and Andy Miller</i>	
 Session 4: Next Generation Substrates for Package Integration	
Large Panel Level Fan Out Package Built up Study with Film Type Encapsulation Material	134
<i>Hiroshi Takahashi, Hirokazu Noma, Naoya Suzuki, Yutaka Nomura, Aya Kasahara, Nozomu Takano, and Toshihisa Nonaka</i>	
Studying the Effect of Stackup Structure of Large Die Size Fan-In Wafer Level Package at 0.35 mm Pitch With Varying Ball Alloy to Enhance Board Level Reliability Performance	140
<i>Kuei Hsiao (Frank) Kuo, Jerry Chiang, Kui Chang, Jack Shu, F. L. Chien, Katch Wang, and Rick Lee</i>	
2/2um Embedded Fine Line Technology for Organics Interposer Applications	147
<i>Dyi-Chung Hu, Wen-Liang Yeh, Yu-Hua Chen, and Ray Tain</i>	
Full-Sized Panel Photodesmear for Via Residue Cleaning	153
<i>Masahito Namai, Akira Aiba, Hiroko Suzuki, Hiroki Horibe, Hajime Kikuri, Masaki Miura, Kazuki Arikawa, Noritaka Takezoe, Shinichi Endo, Shintaro Yabu, and Tomoyuki Habu</i>	
A Novel Photosensitive Dry-Film Dielectric Material for High Density Package Substrate, Interposer and Wafer Level Package	159
<i>Xiaozhu Wei and Yoko Shibasaki</i>	
The Study on Parameters Affecting Depth-Wise Photo-Curing Process Based on Interaction Between Light and Metal Surface	165
<i>Giho Jeong, Choonhee Lee, Jinil Kang, Okseon Lee, and Anseob Shin</i>	
Demonstration of 20 um I/O Pitch RDL Using a Novel, Ultra-Thin Dry Film Photosensitive Dielectric for Panel-Based Glass Interposers	172
<i>Atsushi Kubo, Chandrasekharan Nair, Ryuta Furuya, Tomoyuki Ando, Hao Lu, Fuhan Liu, Venky Sundaram, and Rao Tummala</i>	

Session 5: Novel Materials, Devices and 3D Interconnects

Tunable Curvature of Large Visible CMOS Image Sensors: Towards New Optical Functions and System Miniaturization	178
<i>B. Chambion, L. Nikitushkina, Y. Gaeremynck, W. Jahn, E. Hugot, G. Moulin, S. Getin, A. Vandeneynde, and D. Henry</i>	
Packaging Architecture for Fluidic Components in Microfluidic PCBs	188
<i>Sarkis Babikian, G. P. Li, and Mark Bachman</i>	
Biopackaging of Intracranial Pressure Microsystem for Multimodality Neuro Monitoring of Severe Head Injury Patients	194
<i>Ramona Damalerio, Kwan Ling Tan, Ruiqi Lim, Weiguo Chen, Yuan Gao, Ning Xue, Ming-Yuan Cheng, and Jai Prashanth Rao</i>	
Integration of Micro-Fabricated Scalar Magnetometer with the Combination of Mx and Mz Techniques	200
<i>Qi Gan, Jintang Shang, Lei Wu, and Yu Ji</i>	
Highly-Effective Integrated EMI Shields with Graphene and Nanomagnetic Multilayered Composites	206
<i>Atom O. Watanabe, Seungtaek Jeong, Subin Kim, Youngwoo Kim, Junki Min, Denny Wong, Markondeya R. Pulugurtha, Ravi Mullapudi, Joungho Kim, and Rao R. Tummala</i>	
Double-Densified Vertically Aligned Carbon Nanotube Bundles for Application in 3D Integration High Aspect Ratio TSV Interconnects	211
<i>Wei Mu, Josef Hansson, Shuangxi Sun, Michael Edwards, Yifeng Fu, Kjell Jeppson, and Johan Liu</i>	
Metallic Nanoparticle Based Interconnect for Heterogeneous 3D Integration	217
<i>H. W. Van Zeijl, Y. Carisey, A. Damian, R. H. Poelma, A. Zinn, and C. Q. Zhang</i>	

Session 6: Solder Joint Reliability Characterization and Modeling

Solder Joint Fatigue Life Prediction of Electronic Packages Using Combined FEA and Peridynamics	225
<i>Forrest Baber and Ibrahim Guven</i>	
Life Prediction and RUL Assessment of Fine Pitch Solder Joint Fuze Electronics Under Mechanical Shock Loads Up to 50,000g	232
<i>Pradeep Lall, Kalyan Dornala, Jeff Suhling, Ryan Lowe, and Jason Foley</i>	
Solder Joint Reliability Investigation of Chip Scale Package with Plastic Core Solder Balls on Thermomechanically Loaded PCBs	244
<i>Fama Ghaffari Ashtiani, Allen Jose George, Thomas Heinrich, Simon Wolfangel, Hossein Shirangi, and Christian Klein</i>	
Characterization of Thermal Cycling Ramp Rate and Dwell Time Effects on AF (Acceleration Factor) Estimation	251
<i>K. C. Wu, C. H. Lee, and Kuo-Ning Chiang</i>	

Board-Level Reliability Performance of Discrete Power Packages	257
<i>Yumin Liu, Erwin Ian Almagro, Yong Liu, O. S. Jeon, and Jerome Teyseyre</i>	
Phase Field Simulation of Segregation of the Bi-Riched Phase in Cu/Sn-Bi/Cu Solder Interconnects under Electric Current Stressing	264
<i>Shui-Bao Liang, Chang-Bo Ke, Wen-Jing Ma, Min-Bo Zhou, and Xin-Ping Zhang</i>	
Finite Element Modeling of C4 Cracking in a Large Die Large Laminate Coreless Flip Chip Package	271
<i>Shidong Li, Tuhin Sinha, Thomas A. Wassick, Thomas E. Lombardi, Charles L. Reynolds, Brian W. Quinlan, and Sushumna Iruvanti</i>	

Session 7: 2.5 and 3D Process and Integration Technologies

A Cost-Effective, CMP-Less, Via-Last TSV Process for High Density RDL Applications	277
<i>King-Jien Chui, Woon Leng Loh, Chunmei Wang, Ka-Fai Chang, Qin Ren, Gilho Hwang, Hung-Ming Chua, and Mingbin Yu</i>	
End-to-End Integration of a Multi-die Glass Interposer for System Scaling Applications	283
<i>Brittany Hedrick, Vijay Sukumaran, Benjamin Fasano, Christopher Tessler, John Garant, Jorge Lubguban, Sarah Knickerbocker, Michael Cranmer, Koushik Ramachandran, Ian Melville, Daniel Berger, Matthew Angyal, Richard Indyk, David Lewison, Charles Arvin, Luc Guerin, Maryse Cournoyer, Marc Phaneuf Luc Ouellet, Jean Audet, Franklin Baez, Shidong Li, and Subramanian Iyer</i>	
Transfer and Non-transfer 3D Stacking Technologies Based on Multichip-to-Wafer Self-Assembly and Direct Bonding	289
<i>T. Fukushima, H. Hashiguchi, H. Kino, T. Tanaka, M. Murugesan, J. Bea, H. Hashimoto, K. Lee, and M. Koyanagi</i>	
Cost Comparison of Different TSV Implementation Options	295
<i>Dimitrios Velenis, Stefaan Van Huylenbroeck, Nancy Heylen, Kevin Vandersmissen, Anne Jourdain, Andy Miller, and Eric Beyne</i>	
Development of 3D Thin WLCSP Using Vertical Via Last TSV Technology with Various Temporary Bonding Materials and Low Temperature PECVD Process	302
<i>Zhiyi Xiao, Jun Fan, Yulong Ren, Yang Li, Xiaohua Huang, Daquan Yu, and Wei Zhang</i>	
Silicon Interposer Warpage Study for 2.5D IC without TSV Utilizing Glass Carrier CTE and Passivation Thickness Tuning	310
<i>Chieh-Lung Lai, Hung-Yuan Li, Allen Chen, and Terren Lu</i>	
Robust and Low Cost TSV Backside Reveal for 2.5D Multi-Die Integration	316
<i>Chongshen Song, Lei Wang, Yue Yang, Zhun Wang, Wenqi Zhang, and Liqiang Cao</i>	

Session 8: Innovations in TSV Interconnect and Bonding Technologies

2.5D IC Micro-Bump Materials Characterization and IMCs Evolution Under Reliability Stress Conditions	322
<i>Michael Su, Bryan Black, Yu-Hsiang Hsiao, Chien-Lin Changchien, Chang-Chi Lee, and Hung-Jen Chang</i>	

Fluxless Bonding Process Using Thermo-Compression Micro-Scrub for 61 μm Pitch SnAg Solder 3-D Interconnections	329
<i>Katsuyuki Sakuma, Buck Webb, Xiao Hu Liu, John Knickerbocker, Thomas Weiss, Shidong Li, Hongqing Zhang, Conor R. Thomas, Eric Perfecto, Tingge Xu, and Hongbing Lu</i>	
The Development and Technological Comparison of Various Die Stacking and Integration Options with TSV Si Interposer	336
<i>Mike Ma, Stephen Chen, J. Y. Lai, Terrence Lu, Alex Chen, G. T. Lin, C. H. Lu, Cheng-Hsiang Liu, and Shih-Liang Peng</i>	
All-Copper Flip Chip Interconnects by Pressureless and Low Temperature Nanoparticle Sintering	343
<i>Jonas Zürcher, Luca Del Carro, Gerd Schlottig, Daniel Nilsen Wright, Astrid-Sofie B. Vardøy, Maaïke M. Visser Taklo, Tobias Mills, Uwe Zschenderlein, Bernhard Wunderle, and Thomas Brunschweiler</i>	
Novel W2W/C2W Hybrid Bonding Technology with High Stacking Yield Using Ultra-Fine Size, Ultra-High Density Cu Nano-Pillar (CNP) for Exascale 2.5D/3D Integration	350
<i>K. W. Lee, C. Nagai, J. C. Bea, T. Fukushima, T. Tanaka, M. Koyanagi, R. Suresh, and X. Wu Xilinx</i>	
Mechanical and Thermal Characterization of TSV Multi-chip Stacked Packages for Reliable 3D IC Applications	356
<i>Ho-Young Son, Tackeun Oh, Joo-Wan Hong, Byeong-Do Lee, Ji-Hyuk Shin, Sung-Ho Kim, and Nam-Seog Kim</i>	
Understanding the Behavior of SnAg Bumps at 10 μm Pitch and Below for Imaging and Microdisplay Application	361
<i>D. Taneja, M. Volpert, G. Lasfargues, T. Catelain, D. Henry, and F. Hodaj</i>	
Session 9: Design and Analysis of Power Delivery Systems	
Power Delivery Design and Analysis of 14nm Multicore Server CPUs with Integrated Voltage Regulators	368
<i>Krishna Bharath and Srikrishnan Venkataraman</i>	
Magnetic Materials and Design Trade-Offs for High Inductance Density, High-Q and Low-Cost Power and EMI Filter Inductors	374
<i>Teng Sun, P. Markondeya Raj, Junki Min, Zihan Wu, Himani Sharma, Tadashi Takahashi, Keiji Takemura, Hobie Yun, Francesco Carobolante, and Rao Tummala</i>	
Signal and Power Integrity Analysis on Integrated Fan-Out PoP (InFO_PoP) Technology for Next Generation Mobile Applications	380
<i>Chuei-Tang Wang and Douglas Yu</i>	
Analysis and Measurement of Power Integrity and Jitter Impacts on Thin-Core and Coreless Packages	386
<i>Yeon-Chang Hahm, Ming Li, John Yan, Yuri Tretiakov, Hai Lan, Scott Chen, and Simon Wang</i>	
Measurement-Based Method for Decomposing PDN Matrix Loop Inductances	393
<i>Javid Mohamed, Varin Sriboonlue, Tim Michalka, and Larry Smith</i>	

Impact of Channel Loading to Power Distribution Network Designs	401
<i>Changwook Yoon and Dan Oh</i>	

Design and Analysis of Power Distribution Network (PDN) for High Bandwidth Memory (HBM) Interposer in 2.5D Terabyte/s Bandwidth Graphics Module	407
<i>Kyungjun Cho, Youngwoo Kim, Hyungsuk Lee, Heegon Kim, Sumin Choi, Subin Kim, and Joungho Kim</i>	

Session 10: Novel Interconnect Materials

Novel Low Cost Bumping Process with Non-strip Type Photosensitive Resin and Injection Molded Solder (IMS) for Fine Pitch Flip Chip Joining	413
<i>Toyohiro Aoki, Takashi Hisada, Eiji Nakamura, Yasuharu Yamada, Hiroyuki Mori, Yasumitsu Orii, Seiichirou Takahashi, Jun Mukawa, Chihiro Kobata, Kenzou Ohkita, and Koichi Hasegawa</i>	

Design and Fabrication of Silver Solid Solution Layer on Silicon and Its Solid-State Bonding Applications	420
<i>Yi-Ling Chen, Yongjun Huo, and Chin C. Lee</i>	

Die Attach Material for Power Semiconductor Having Nano-Level Sn-Cu Diffusion Control	426
<i>Hiroaki Ikeda, Shigenobu Sekine, Ryuji Kimura, Koichi Shimokawa, Keiji Okada, Hiroaki Shindo, Tatsuya Ooi, Rei Tamaki, and Makoto Nagata</i>	

Exploring Bismuth as a New Pb-Free Alternative for High Temperature Electronics	432
<i>Junghyun Cho, Sandeep Mallampati, Russell Tobias, Harry Schoeller, Liang Yin, and David Shaddock</i>	

Porous Cu ₃ Sn Formation in Cu-Sn IMC-Based Micro-Joints	439
<i>Yaodong Wang, David T. Chu, and King-Ning Tu</i>	

Solder Process for Fluxless Solder Paste Applications	447
<i>Alexander Hanss, Matthias Hutter, Joerg Trodler, and Gordon Elger</i>	

Improved Joint Strength with Sintering Bonding Using Microscale Cu Particles by an Oxidation-Reduction Process	455
<i>Xiangdong Liu and Hiroshi Nishikawa</i>	

Session 11: Optical Interconnects and 3D Photonics

Scalable Optical Coupling between Silicon Photonics Waveguides and Polymer Waveguides	461
<i>Antonio La Porta, Roger Dangel, Daniel Jubin, Norbert Meier, Daniel Chelladurai, Folkert Horst, and Bert Jan Offrein</i>	

Multi-layer Electro-Optical Circuit Board Fabrication on Large Panel	468
<i>Henning Schröder, Marcel Neitz, Simon Whalley, Christian Herbst, and Christopher Frey</i>	

Low-Loss Characteristics of a Multimode Polymer Optical Waveguide at 1.3 um Wavelength on an Electrical Hybrid LSI Package Substrate	477
<i>Takeru Amano, Shigenari Ukita, Yoshiyuki Egashira, Mikko Sasaki, Akihiro Noriki, Masahiko Mori, Kazuhiko Kurata, and Yoichi Sakakibara</i>	

3D Silicon Photonics Packaging Based on TSV Interposer for High Density On-Board Optics Module	483
<i>Yan Yang, Mingbin Yu, Qing Fang, Junfeng Song, Xiaoguang Tu, Patrick Guo-Qiang Lo, and Rusli</i>	
Graded-Index Multimode Polymer Optical Waveguide Enabling Low Loss and High Density 3D On-Board Integration	490
<i>Akira Yamauchi, Yoshie Morimoto, Tadayuki Enomoto, Kyuta Suzuki, Hikaru Masuda, and Takaaki Ishigure</i>	
Design and Demonstration of Micro-Mirrors and Lenses for Low Loss and Low Cost Single-Mode Fiber Coupling in 3D Glass Photonic Interposers	497
<i>Bruce C. Chou, William Vis, Bilal Khan, Ryuta Furuya, Fuhan Liu, Venky Sundaram, and Rao Tummala</i>	
Wet Etched Silicon Interposer for the 2.5D Stacking of CMOS and Optoelectronic Dies	504
<i>Chenhui Li, Barry Smalbrugge, Tjibbe de Vries, Ripalta Stabile, and Oded Raz</i>	

Session 12: Electromigration, Warpage, and Material Characterization

The Nonlinearity of Stress Evolution in Polymer-Metal Composite Thin Films During Thermal Treatment	510
<i>Heng Li, Gong Cheng, Gaowei Xu, and Le Luo</i>	
Substrate Trace Modeling for Package Warpage Simulation	516
<i>Mingji Wang and Brendan Wells</i>	
Wafer Warpage Characterization of Multi-layer Structure Composed of Diverse Passivation Layers and Re-Distribution Layers for Cost-Effective 2.5D IC Packaging Alternatives	524
<i>Cheng-Hsiang Liu, Chen-Hong Chiu, Hsiao-Chun Huang, Lu-Yi Chen, Chang-Lun Lu, and Shih-Ching Chen</i>	
Measurement of the Comprehensive Viscoelastic Properties of Advanced EMC Using FBG Sensor	531
<i>Yong Sun, Hyun-Seop Lee, and Bongtae Han</i>	
Electromigration Induced Stress in Lead-Free Solder Joints	538
<i>Jiamin Ni, Antoinette Maniatty, Yong Liu, Jifa Hao, and Matt Ring</i>	
Peridynamic Direct Concentration Approach by Using ANSYS	544
<i>S. W. Han, C. Diyaroglu, S. Oterkus, E. Madenci, E. Oterkus, Y. Hwang, and H. Seol</i>	
Electromigration Induced Voiding and Resistance Change in Three-Dimensional Copper through Silicon Vias	550
<i>Marco Rovitto and Hajdin Ceric</i>	

Session 13: Substrate Embedding and Advanced Flip-Chip Packaging

Embedded Multi-die Interconnect Bridge (EMIB) — A High Density, High Bandwidth Packaging Interconnect	557
<i>Ravi Mahajan, Robert Sankman, Neha Patel, Dae-Woo Kim, Kemal Aygun, Zhiguo Qian, Yidnekachew Mekonnen, Islam Salama, Sujit Sharan, Deepti Iyengar, and Debendra Mallik</i>	
Design of High Efficiency Integrated Voltage Regulators with Embedded Magnetic Core Inductors	566
<i>S. Mueller, K. Z. Ahmed, A. Singh, A. K. Davis, S. Mukhopadhyay, M. Swaminathan, Y. Mano, Y. Wang, J. Wong, S. Bharathi, H. Fathi Moghadam, and D. Draper</i>	
Fluxless Chip Join Process Using Formic Acid Atmosphere in a Continuous Mass Reflow Furnace	574
<i>Maud Samson, Valérie Oberson, Isabelle Paquin, Clément Fortin, Jean-Claude Raymond, Charles Bureau, Michael Barnes, Xike Zhao, and David Wright</i>	
Eternal Packages: Liquid Metal Flip Chip Devices	580
<i>Assane Ndieguene, Pierre Albert, Clément Fortin, Valérie Oberson, and Julien Sylvestre</i>	
Toward High-Yield 3D Self-Alignment of Flip-Chip Assemblies via Solder Surface Tension	588
<i>Yves Martin, Jae-Woong Nah, Swetha Kamlapurkar, Sebastian Engelmann, and Tymon Barwicz</i>	
Ultra Fine Pitch / Low Cost FCCSP Package and Chip Package Interaction (CPI) for Advanced CMOS Nodes	595
<i>Yen-Liang Lin, Chung-Shi Liu, and Douglas Yu</i>	
Chip-to-Chip and Chip-to-Wafer Thermocompression Flip Chip Bonding	600
<i>Horst Clauberg, Alireza Rezvani, Vinod Venkatesan, Guy Frick, Bob Chylak, and Tom Strothmann</i>	

Session 14: Advancement on Wirebond Process and Reliability

Copper Ball Voids for Pd-Cu Wires: Affecting Factors and Methods of Controlling	606
<i>Chu-Chung (Stephen) Lee, Varughese Mathew, Tuanh Tran, Rusli Ibrahim, and Poh-Leng Eu</i>	
Wire Bonding Looping Solutions for Advanced High Pin Count Devices	614
<i>Ivy Qin, Basil Milton, Gary Schulze, Cuong Huynh, Bob Chylak, and Nelson Wong</i>	
Reliable Manufacturing of Heavy Copper Wire Bonds Using Online Parameter Adaptation	622
<i>Tobias Meyer, Andreas Unger, Simon Althoff, Walter Sextro, Michael Brökelmann, Matthias Hunstig, and Karsten Guth</i>	
Corrosion Behavior of Cu-Al Intermetallic Compounds in Copper Wire Bonding in Chloride-Containing Accelerated Humidity Testing	629
<i>Dong Liu, Haibin Chen, Jingshen Wu, and Edward Then</i>	

Principal Components Regression Model for Prediction of Acceleration Factors for Copper-Aluminum Wirebonds Subjected to Harsh Environments	637
<i>Pradeep Lall, Shantanu Deshpande, and Luu Nguyen</i>	
Solid-State Reactions of Silver and Aluminum Associated with Silver Wire Bonds	648
<i>Shao-Wei Fu and Chin C. Lee</i>	
The Electrical Reliability of Silver Wire Bonds under High Temperature Storage	654
<i>Michael Mayer, Di Erick Xu, and Kieran Ratcliffe</i>	

Session 15: Advanced Assembly Technology Solutions

Two-Phase Flow Simulation of Molded Underfill Process to Mitigate Void and Assure Reliability at Product Level	660
<i>Kwang Won Choi, In Hak Baick, Donghwan Lee, Eunjung Lee, Eunmi Kwon, Sangwoo Pae, and Jongwoo Park</i>	
Effect of High Tg Mold Compound on MEMS Sensor Package Performance	666
<i>Yeonsung Kim, Dipak Sengupta, Benoit Dufort, Dapeng Liu, and Michael Zylinski</i>	
BOP Design of the Substrate to Decrease Overall Cost of FC Packaging	673
<i>Fletcher (Cheng Piao) Tung, Max (Chin Yu) Lu, Albert (Chang Yi) Lan, Vincent (Wen-Hsien) Huang, Raymond (Kwok Cheung) Tsang, and Edward Law</i>	
Process Capability and Elastomer Stamp Lifetime in Micro Transfer Printing	680
<i>David Gomez, Kanchan Ghosal, Matthew A. Meitl, Salvatore Bonafede, Carl Prevatte, Tanya Moore, Brook Raymond, David Kneeburg, Alin Fecioru, António Jose Trindade, and Christopher A. Bower</i>	
Solving Inter-Layer Dielectric Crack with Copper Wire: A Silicon — Package Co Design Approach	688
<i>Ernesto P. Rafael Jr., Mark Gerald R. Pinlac, and Joel G. Raposas</i>	
Dynamic Warpage Characterization and Reflow Soldering Defects of BGA Packages	694
<i>Kaiqiang Peng, Weihua Yang, Linlin Lai, Wei Xu, and Lei Feng</i>	
In Situ Measurement of Stress Development in ECA for Die-Attachment of Electronic Devices	700
<i>Eike Möller, Alexander Schiffmacher, Andi Wijaya, and Jürgen Wilde</i>	

Session 16: Performance Enhanced Adhesives, Underfills, and TIMs

Heat Dissipation Enhancement of 2.5D Package with 3D Graphene and 3D Boron Nitride Networks as Thermal Interface Material (TIM)	707
<i>Manuela Loeblein, Siu Hon Tsang, Yong Han, Xiaowu Zhang, and Edwin Hang Tong Teo</i>	
Inline Monitoring of Epoxy Molding Compound in Transfer Molding Process for Smart Power Modules	714
<i>Burcu Kaya, Jan-Martin Kaiser, Karl-Friedrich Becker, Tanja Braun, and Klaus-Dieter Lang</i>	
Development of Highly Thermal Conductive Adhesive Film for High Performance Power Modules	722
<i>Fumikazu Komatsu, Issei Aoki, Jyunya Sato, Hiroshi Takasugi, and Shin Teraki</i>	

Effect of Underfill Formulation on Large-Die, Flip-Chip Organic Package Reliability: A Systematic Study on Compositional and Assembly Process Variations	729
<i>Marie-Claude Paquet, Catherine Dufort, Thomas E. Lombardi, Tuhin Sinha, Masahiro Hasegawa, Kodai Okoshi, and Kazuyuki Kohara</i>	
Effects of Cooling Processes and Silica Filler Contents of Solder ACFs (Anisotropic Conductive Films) on the Joints Reliability	737
<i>Shuye Zhang and Kyung-Wook Paik</i>	
Ceramic-Metal Composite Filler for Thermally Conductive Underfill	743
<i>Chia-Chi Tuan, Gang Lian, Kyoung-Sik Moon, and Ching-Ping Wong</i>	
Development of Encapsulant Material for Molded Underfill for Fine Pitch Flip Chip Packages	749
<i>Takayuki Tsuji, Takahiro Akashi, Naoki Watanabe, Kyoko Nishidono, and Masashi Nakamura</i>	

Session 17: Advancements in Characterization and Reliability Methods

Innovations in Fault Isolation Methods for 3D Packages with 10X Improvement in Accuracy	755
<i>Mayue Xie, Tom Begala, Kasemsak Kijkanjanapaiboon, and Deepak Goyal</i>	
Global and Local Characterization of Passivated Aluminum Metallization Film for Extracting Elastoplastic Constitutive Model	766
<i>Hung-Yun Lin and Siva P. Gurrum</i>	
Crevice Corrosion of Ball Bond Intermetallics of Cu and Ag Wire	774
<i>M. van Soestbergen, A. Mavinkurve, J. J. M. Zaal, G. M. O'Halloran, R. T. H. Rongen, and M. L. Farrugia</i>	
In-Situ Warpage Characterization of BGA Packages with Solder Balls Attached During Reflow with 3D Digital Image Correlation (DIC)	782
<i>Yuling Niu, Huayan Wang, Shuai Shao, and S. B. Park</i>	
Characterization of Moisture Induced Die Stresses in Flip Chip Packaging	789
<i>Quang Nguyen, Jordan C. Roberts, Jeffrey C. Suhling, Richard C. Jaeger, and Pradeep Lall</i>	
Reliability of Copper-Plated Through-Package-Via (TPV) in Glass Packages with in-Situ Stress Measurements Using Raman Spectroscopy	799
<i>Kaya Demir, Abdellah Benali, Venky Sundaram, P. Markondeya Raj, and Rao Tummala</i>	
Use of Digital Signal Characteristics for Solder Joint Failure Precursors	806
<i>Jinwoo Lee and Daeil Kwon</i>	

Session 18: Additive Fabrication Technologies for Packaging

Conductive and Stretchable Silver-Polymer Blend for Electronic Applications	812
<i>Todd Houghton, Jignesh Vanjaria, and Hongbin Yu</i>	
Fabrication of Terahertz Components Using 3D Printed Templates	817
<i>Jennifer A. Byford, Zachary Purtill, and Premjeet Chahal</i>	

3-D Inkjet Printed Ultra-Wideband Equi-Angular Spiral Antennas	823
<i>Xing Lan, Maggie Yihong Chen, Xuejun Lu, Wesley Chan, Jun Yu, Neal Yamamoto, and May Tan</i>	
Novel High-Temperature, High-Power Handling All-Cu Interconnections through Low-Temperature Sintering of Nanocopper Foams	829
<i>Ninad Shahane, Kashyap Mohan, Rakesh Behera, Antonia Antoniou, Pulugurtha Raj Markondeya, Vanessa Smet, and Rao Tummala</i>	
Selective Laser Melting for Additive Manufacturing of High-Temperature Ceramic Circuit Carriers	837
<i>Aarief Syed-Khaja and Joerg Franke</i>	
Low Warpage Wafer Level Transfer Molding Post 3D Die to Wafer Assembly	843
<i>Francisco Cadacio Jr., Teng Wang, Abdellah Salahouelhadj, Giovanni Capuz, Goedeke Potoms, Kenneth June Rebibis, Gerald Beyer, Eric Beyne, Wilfred Gal, Jurrian Zijl, Sebastiaan Kersjes, and Henk Wensink</i>	
Enabling Rapid Production and Mass Customisation of Electronics Using Digitally Driven Hybrid Additive Manufacturing Techniques	849
<i>Thomas Wasley, Ji Li, Robert Kay, Duong Ta, Jonathon Shephard, Jonathan Stringer, Patrick Smith, Emre Esenturk, and Colm Connaughton</i>	
Session 19: MEMS and Sensor Technologies	
Hermetic Wafer Level Thin Film Packaging for MEMS	857
<i>Jeffrey Bo Woon Soon, Navab Singh, Enes Calayir, Gary K. Fedder, and Gianluca Piazza</i>	
Chip-Scale Integration of a SERF-Regime Optical Magnetometer	863
<i>Lei Wu, Jintang Shang, Qi Gan, and Yu Ji</i>	
Reliable 300 mm Wafer Level Hybrid Bonding for 3D Stacked CMOS Image Sensors	869
<i>S. Lhostis, A. Farcy, E. Deloffre, F. Lorut, S. Mermoz, Y. Henrion, L. Berthier, F. Bailly, D. Scevola, F. Guyader, F. Gigon, C. Besset, S. Pellissier, L. Gay, N. Hotellier, A. -L. Le Berrigo, S. Moreau, V. Balan, F. Fournel, A. Jouve, S. Chéramy, M. Arnoux, B. Rebhan, G. A. Maier, and L. Chitu</i>	
Demonstration of a Packaged Capacitive Pressure Sensor System Suitable for Jet Turbofan Engine Health Monitoring	877
<i>Maximilian C. Scardelletti, Jennifer L. Jordan, Roger D. Meredith, Kevin Harsh, Evan Pilant, Michael W. Ursey, Glenn M. Beheim, Gary W. Hunter, and Christian A. Zorman</i>	
LiTaO ₃ Capping Technology for Wafer Level Chip Size Packaging of SAW Filters	889
<i>Kai Zoschke, Matthias Wegner, Christina Lopper, Matthias Klein, Richard Gruenwald, Clemens Schoenbein, and Klaus-Dieter Lang</i>	
Organic Chip-Scale Physics Packages for MEMS Atomic Clocks	897
<i>Jongchelp Park, Tae Hyun Kim, Chung-Mo Yang, Hee Yeoun Kim, and Taeg Yong Kwon</i>	
Microfluidic Cooling for Distributed Hot-Spots	903
<i>Yudan Pi, Wei Wang, Jing Chen, and Yufeng Jin</i>	

Session 20: Flip-Chip: Bonding, Materials, and Reliability

Study of Crystal Orientation and Microstructure in Sn-Bi and Sn-Ag-Cu Solder with Thermal Compression Bonding and Mass Reflow	909
<i>Kei Murayama, Mitsuhiro Aizawa, and Takashi Kurihara</i>	
A Study on the Double Layer Non Conductive Films (NCFs) for Fine-Pitch Cu-Pillar/Sn-Ag Micro-Bump Interconnection	917
<i>SeYong Lee, Ji-Won Shin, Hyeong Gi Lee, Young Soon Kim, and Kyung-Wook Paik</i>	
Use of Non-conductive Film (NCF) with Nano-Sized Filler Particles for Solder Interconnect: Research and Development on NCF Material and Process Characterization	923
<i>Tatsuo Nagamatsu, Keiji Honjo, Katsuyuki Ebisawa, Tomoyuki Ishimatsu, Takayuki Saito, Daichi Mori, Daisuke Motomura, and Hidekazu Yagi</i>	
A Room Temperature Flip-Chip Technology for High Pixel Count Micro-Displays and Imaging Arrays	929
<i>F. Marion, S. Bisotto, F. Berger, A. Gueugnot, L. Mathieu, D. Henry, F. Templier, and T. Catelain</i>	
Thermal Compression Bonding of 30um Pitch Cu Pillar Microbump on Organic Substrate with Bare Cu Bondpad	936
<i>K. Y. Au, F. X. Che, Jong-Kai Lin, Hsiang-Yao Hsiao, Xiaowu Zhang, Sharon Lim, Jie Li Aw, and Alvin Chow</i>	
Improving Copper Pillar Interconnection on Embedded Trace Substrates	943
<i>Brendan C. Wells</i>	
Low Temperature Cu Nanorod/Sn/Cu Nanorod Bonding Technology for 3D Integration	951
<i>Li Du, Tielin Shi, Zirong Tang, Junjie Shen, and Guanglan Liao</i>	

Session 21: High-Speed Systems: Design and Analysis

A Feasibility Study on 100Gbps-Per-Channel Die-to-Die Signal Transmission on Silicon Interposer-Based 2.5-D LSI with a Passive Digital Equalizer	957
<i>Ryuichi Oikawa</i>	
Fast and Accurate Modelling of Large TSV Arrays in 3D-ICs Using a 3D Circuit Model Validated Against Full-Wave FEM Simulations and RF Measurements	966
<i>M. Rack, J. -P. Raskin, X. Sun, G. Van der Plas, P. Absil, and E. Beyne</i>	
Design and Demonstration of 2.5D Glass Interposers as a Superior Alternative to Silicon Interposers for 28 Gbps Signal Transmission	972
<i>Brett Sawyer, Bruce C. Chou, Jialing Tong, William Vis, Kadappan Panayappan, Shuhui Deng, Hugues Tournier, Venky Sundaram, and Rao Tummala</i>	
Investigation of Package Crosstalk and Impact to 28-32Gbps Transceiver Jitter Margin	978
<i>Hong Shi, Siow Chek Tan, and Sarajuddin Niazi</i>	
Improved Package Modeling and Correlation Methodology for High Speed IO Design	985
<i>Cemil S. Geyik, Zhichao Zhang, and Kemal Ayy�n</i>	

Co-Design of a High Performance 12-Bit 8GHz DDR4 Switch on a Laminate-Based CSP (Chip Scale Packaging) Technology	992
<i>Ming Li, Oscar Moreira-Tamayo, and Rajen Murugan</i>	
Behavioral Circuit Models of Data Clocked and Reference Clock Driven Retimers for Signal Integrity Transient Simulation	997
<i>Zhaoqing Chen</i>	

Session 22: Mechanical Modeling and Characterization of Interposer and Wirebonds

Effect of Silicone Gel on the Reliability of Heavy Aluminum Wire Bond for Power Module During Thermal Cycling Test	1005
<i>Ling Xu, Miaocao Wang, Yang Zhou, Zhengfang Qian, and Sheng Liu</i>	
Cohesive Zone Parameters for a Cyclically Loaded Copper-Epoxy Molding Compound Interface	1011
<i>David Samet, Abhishek Kwatra, and Suresh K. Sitaraman</i>	
Contact Pressure and Load Measurement Techniques for Applications in Semiconductor Packaging	1019
<i>Sivakumar Yagnamurthy, Steven Klein, Nicholas Haehn, Seth Reynolds, Tannaz Harirchian, Chia-Pin Chiu, Shankar Devasenathipathy, Pramod Malatkar, Haowen Liu, and Shaw Fong Wong</i>	
Multiphysics Life-Prediction Model Based on Measurements of Polarization Curves for Copper-Aluminum Intermetallics	1027
<i>Pradeep Lall, Yihua Luo, and Luu Nguyen</i>	
Simulation Methods for Crack Initiation and Propagation in Bulk Mold Material of Electro Mechanical Components	1039
<i>Fabian Welschinger and Przemyslaw Jakub Gromala</i>	
Stress Concentration and Profile under Thermal Cycling Test in Power Device Heat Dissipation Structures Using Double-Side Chip Bonding with Ag Sintered Layer on Cu Plate	1047
<i>Kensuke Osonoe, Masaaki Aoki, Takahiro Asai, Yoshio Murakami, Hitoshi Kida, Goro Yoshinari, and Nobuhiko Nakano</i>	
Determination of Adhesion Strength of EMC/PSR Interface in Thin Packages Using Modified Offset Single Cantilever Adhesion Test	1054
<i>Kenneth Mahan and Bongtae Han</i>	

Session 23: Transceivers and Silicon Photonic Modules

A Four-Channel Silicon Photonic Carrier with Flip-Chip Integrated Semiconductor Optical Amplifier (SOA) Array Providing >10-dB Gain	1061
<i>Fuad E. Doany, Russell Budd, Laurent Schares, Tam Huynh, Michael Wood, Daniel Kuchta, Nicolas Dupuis, Clinit Schow, Benjamin Lee, M. Moehrle, A. Sigmund, W. Rehbein, T. Y. Liow, L. W. Luo, and G. Q. Lo</i>	

Hybrid III-V/SOI Optoelectronic Laser Module	1069
<i>I. Shubin, J. Yao, J. -H. Lee, S. S. Djordjevic, J. Bovington, C. Zhang, H. Thacker, S. Lin, D. Lee, Y. Luo, K. Raj, J. E. Cunningham, A. V. Krishnamoorthy, and X. Zheng</i>	
Compactly Packaged High-Speed Optical Transceiver Using Silicon Photonics ICs on Ceramic Submount	1075
<i>Do-Won Kim, Andy Lim Eu Jin, M. Kumarasamy Raja, Vishal Vinayak Kulkarni, Leong Ching Wai, Jason Liow Tsung Yang, and Patrick Lo Guo Qiang</i>	
Packaging of Photonic Integrated Circuit Based High-Speed Coherent Transmitter Module	1081
<i>Stéphane Bernabé, Benjamin Blampey, André Myko, Benoît Charbonnier, Karim Frigui, Stéphane Bila, Alexandre Mottet, Jérôme Hauden, Steve Jillard, Bouchra Frigui, Guanghua Duan, Xavier Pommarède, and Gabriel Charlet</i>	
Polymer Waveguide-Coupled Solderable Optical Modules for High-Density Optical Interconnects	1087
<i>Hideyuki Nasu, Naoya Nishimura, Yoshinobu Nekado, and Toshinori Uemura</i>	
Wide Temperature Range Operation of 25.8 Gbit/s Uncooled Direct Modulated Laser (DML) TOSA With Extremely High Eye Mask Margin	1093
<i>D. Noguchi, H. Yamamoto, N. Shibuya, S. Mizuseki, K. Naoe, N. Sasada, T. Nakajima, and M. Okayasu</i>	
Structure of 25-Gb/s Optical Engine for QSFP Enabling High-Precision Passive Alignment of Optical Assembly	1099
<i>Takatoshi Yagisawa, Tatsuhiko Mori, Rie Gappa, Kazuhiro Tanaka, Osamu Daikuhara, Takeshi Komiyama, and Satoshi Ide</i>	

Session 24: Reliability of Interconnects

Effect of Environmental and Testing Conditions on Board Level Vibration	1105
<i>R. Roucou, J. J. M. Zaai, J. Jalink, R. De Heus, and R. Rongen</i>	
Impact of Lead Free Solder Joint Orientation on Multi-terminal Passive Components During FCBGA Board Level Reliability	1112
<i>Jaimal M. Williamson, Gregory T. Ostrowicki, Vikas Gupta, Siva P. Gurrum, and Andy Zhang</i>	
Cyclic Stress-Strain Behavior of SAC305 Lead Free Solder: Effects of Aging, Temperature, Strain Rate, and Plastic Strain Range	1119
<i>Nianjun Fu, Jeffrey C. Suhling, and Pradeep Lall</i>	
The Mechanism of Dense Interfacial Voids and Its Impact on Solder Joint Reliability	1128
<i>Pilin Liu, Cyber Lin, Balu Pathangey, and Deepak Goyal</i>	
Choice of Intermetallic Compounds for Structural Applications in Near Submicron Joints	1135
<i>J. J. Yu, J. Y. Wu, L. J. Yu, and C. R. Kao</i>	
Reliability Assessment and Microstructure Characterization of Cu Pillars Assembled on Si and Glass Substrates	1141
<i>Mohammed Genanu, Francis Mutuku, Eric J Cotts, Eric Perfecto, Scott Pollard, Aric Shorey, and Babak Arfaei</i>	

Cu Bump Flip Chip Package Reliability on 28nm Technology	1148
<i>P. H. Tsao, Steven Hsu, Y. L. Kuo, J. H. Chen, Abel Chang, H. P. Pu, L. H. Chu, and M. J. Lii</i>	

Session 25: Wafer-Level CSP and Heterogeneous Integration

UFI (UBM-Free Integration) Fan-In WLCSP Technology Enables Large Die Fine Pitch Packages	1154
<i>Max K. C. Wu, Chung Shi Liu, and Douglas Yu</i>	
Implementation of Keep-Out-Zones to Protect Sensitive Sensor Areas During Backend Processing in Wafer Level Packaging Technology	1160
<i>André Cardoso, Mariana Pires, Raquel Pinto, Elisabete Fernandes, Isabel Barros, Heikki Kuisma, and Sami Nurmi</i>	
Challenges of Ultra-Thin 5 Sides Molded WLCSP	1167
<i>Tom Tang, Albert Lan, Jason Wu, Joe Huang, Jensen Tsai, Jerry Li, Arthur Ho, Jerry Chang, and Wh Lin</i>	
Stacking of Insulating Substrates and a Field Plate to Increase the PDIV for High Voltage Power Modules	1172
<i>Christoph Friedrich Bayer, Uwe Waltrich, Amal Soueidan, Eberhard Baer, and Andreas Schletz</i>	
Ultra-Fine Pitch 3D Integration Using Face-to-Face Hybrid Wafer Bonding Combined with a Via-Middle Through-Silicon-Via Process	1179
<i>Soon-Wook Kim, Mikael Detalle, Lan Peng, Philip Nolmans, Nancy Heylen, Dimitrios Velenis, Andy Miller, Gerald Beyer, and Eric Beyne</i>	
Heterogeneous Integration of Microscale Gallium Nitride Transistors by Micro-Transfer-Printing	1186
<i>Ralf Lerner, Stefan Eisenbrandt, Salvatore Bonafede, Matthew A. Meitl, Alin Fecioru, António Jose Trindade, Richard Reiner, Patrick Waltrait, and Christopher A. Bower</i>	
Miniaturized Double Side Cooling Packaging for High Power 3 Phase SiC Inverter Module with Junction Temperature over 220°C	1190
<i>Daniel Rhee Min Woo, Hwang How Yuan, Jerry Aw Jie Li, Lee Jong Bum, and Zhang Hengyun</i>	

Session 26: Innovative Interconnects

Low Cost, High Density Interposers in Aluminum Oxide Films	1197
<i>Hsiang-Yu Chan, Chisa Fukuda, Dogukan Yildirim, G. P. Li, and Mark Bachman</i>	
Micro-Scale Solder Joints between Cu-Cu Wires Formed by Nanoparticle Enabled Lead-Free Solder Pastes	1203
<i>Evan Wernicki, Edward Fratto, Yang Shu, Fan Gao, and Zhiyong Gu</i>	
Pressure-Activated Electrical Interconnection During Micro-Transfer-Printing	1209
<i>Carl Prevatte, Matthew A. Meitl, David Gomez, Kanchan Ghosal, Salvatore Bonafede, Brook Raymond, Tanya Moore, António Jose Trindade, Paul Hines, Ibrahim Guven, and Christopher A. Bower</i>	

Novel Growth of Whole Preferred Orientation Intermetallic Compound Interconnects for 3D IC Packaging	1216
<i>M. L. Huang, Z. J. Zhang, F. Yang, and N. Zhao</i>	
Ultrasonic-Assisted Soldering of Sn-Based Solder Alloys to Form Intermetallic Interconnects for High Temperature Application	1222
<i>Hongjun Ji, Mingyu Li, and Yunfei Qiao</i>	
Characterization and Optimization of Sn-Cu TLPS Interconnects for High Temperature Power Electronics through In-Situ-X-Ray Investigations	1228
<i>Aarief Syed-Khaja, Alexander Klemm, Thomas Zerna, and Joerg Franke</i>	
Design of Mechanical Properties of Transient Liquid Phase Bonds with Tertiary Metal Particles	1235
<i>Masao Noguchi, Shailesh N. Joshi, and Ercan M. Dede</i>	

Session 27: Advancement in 3D Handling and Packages

A Novel Dicing Technologies for WLCSP Using Stealth Dicing through Dicing Tape and Back Side Protection-Film	1241
<i>Shinya Takyu, Yusuke Fumita, Daisuke Yamamoto, Shigeyuki Yamashita, Kenji Furuta, Yohei Yamashita, Kei Tanaka, Naoki Uchiyama, Takafumi Ogiwara, and Yuta Kondo</i>	
Investigation of Advanced Dicing Technologies for Ultra Low-k and 3D Integration	1247
<i>A. Podpod, F. Inoue, I. De Wolf, M. Gonzalez, M. K. Rebibis, R. A. Miller, and E. Beyne</i>	
Improvement of a TSV Reveal Process Comprising Direct Si/Cu Grinding and Residual Metal Removal	1259
<i>Naoya Watanabe, Masahiro Aoyagi, Tsubasa Bandoh, Takahiko Mitsui, and Eiichi Yamamoto</i>	
No Pumping at 450°C with Electrodeposited Copper TSV	1265
<i>Kazuo Kondo</i>	
Integration and Packaging of Embedded Radial Micro-Channels for 3D Chip Cooling	1271
<i>Bing Dang, Evan Colgan, Fanghao Yang, Mark Schultz, Yang Liu, Qianwen Chen, Jae-Woong Nah, Robert Polastre, Michael Gaynes, Gerard McVicker, Pritish Parida, Cornelia Tsang, John Knickerbocker, and Timothy Chainer</i>	
Wafer-Level Fabrication of Silicon-in-Glass Electrodes for Electrostatic Transduction	1278
<i>Bin Luo, Ming-Ai Zhang, Chenyue Lu, and Jintang Shang</i>	
Room Temperature Bonding and Debonding of Ultra-Thin Glass Substrates for Fabrication of LCD	1284
<i>Kai Takeuchi, Masahisa Fujino, and Tadatomo Suga</i>	

Session 28: RF, Microwave, and Millimeter Wave

Breakthrough Packaging Level Shielding Techniques and EMI Effectiveness Modeling and Characterization	1290
<i>Jimmy-Dinh V. Hoang, Robert Darveaux, Tony Lobianco, Yi Liu, and Wayne Nguyen</i>	

Modeling Design Fabrication and Demonstration of RF Front-End Module with Ultra-Thin Glass Substrate for LTE Applications	1297
<i>Junki Min, Zihan Wu, Markondeya Raj Pulugurtha, Vanessa Smet, Venky Sundaram, Arjun Ravindran, Christian Hoffmann, and Rao Tummala</i>	
Chip Last Fan-Out Packaging for Millimeter Wave Application	1303
<i>Hsin-Chia Lu, Yuan-Hong Wang, Jeng-Long Leou, Harrison Chan, and Scott Chen</i>	
A Highly Integrated RFSoc Design for 3G Smart Phone Application	1309
<i>Nan-Cheng Chen, Wen Zhou Wu, Sheng-Mou Lin, Wan-Ju Kuo, Kun-Ting Hung, and Ya-Ling Tseng</i>	
TGV (Thru-Glass Via) Metallization by Direct Cu Plating on Glass	1316
<i>Shigeo Onitake, Kotoku Inoue, Masatoshi Takayama, Takashi Kozuka, Satoru Kuramochi, and Hobie Yun</i>	
In-Substrate Resonators and Bandpass Filters with Improved Insertion Loss in K-Band Utilizing Low Loss Glass Interposer Technology and Superlattice Conductors	1322
<i>Arian Rahimi, David E. Senior, Aric Shorey, and Yong-Kyu Yoon</i>	
Analysis and Estimation on EMI Effects in AP-DRAM Interface for a Mobile Platform	1329
<i>Sungwook Moon, Seil Kim, Dong-Chul Kim, Donny Yi, Seung-Bae Lee, and Jaemin Shin</i>	

Session 29: Advanced Reliability Applications

Combination of Experimental and Simulation Methods for Analysis of Sintered Ag Joints for High Temperature Applications	1335
<i>Constanze Weber, Hans Walter, Marius Van Dijk, Matthias Hutter, Olaf Wittler, and Klaus-Dieter Lang</i>	
Improvements to the IES TM-28-14 Lumen Maintenance Standard: A Generalized Acceleration Factor Approach for Solid-State Lighting	1342
<i>Pradeep Lall, Peter Sakalaukus, and Lynn Davis</i>	
An Advanced Study on Ion Impurities on Solder Resist and the Solutions for High-Temperature Reliability Performance	1352
<i>Lei Zhang and Hideaki Kojima</i>	
Joule Heating Enhanced Electromigration Failure in Redistribution Layer in 2.5D IC	1359
<i>Yingxia Liu, Menglu Li, Mengjie Jiang, Dong Wook Kim, Sam Gu, and K. N. Tu</i>	
Electromigration Studies on 6 μm Solid Cu TSV (Via last) in 32 nm SOI Technology	1364
<i>Prakash Periasamy, Michael Iwatake, Menglu Li, Joyce Liu, Troy Graves-Abe, Thuy Tran Quinn, and Subramanian S. Iyer</i>	
Enhancing Thermal Fatigue Reliability of Large CLCC Package	1370
<i>Ketan R. Shah, Sridhar Canumalla, Tung Nguyen, Mohan Kirloskar, and Xiangdong Qiu</i>	
Demonstration of Enhanced System-Level Reliability of Ultra-Thin BGA Packages with Circumferential Polymer Collars and Doped Solder Alloys	1377
<i>Bhupender Singh, Ting-Chia Huang, Satomi Kawamoto, Venky Sundaram, Raj Pulugurtha, Vanessa Smet, and Rao Tummala</i>	

Session 30: Thermo-Mechanical and Thermal Characterization

Simulation Driven Design of Novel Integrated Circuits — Physics of Failure Simulation of the Electronic Control Modules for Harsh Environment Application	1386
<i>Alicja Palczynska, Arun Sasi, Matthias Werner, Alexandru Prisacaru, Przemyslaw Gromala, Bongtae Han, Dirk Mayer, and Tobias Melz</i>	
Non-linear Finite Element Analysis on Stacked Die Package Subjected to Integrated Vapor-Hygro-Thermal-Mechanical Stress	1394
<i>Jing Wang and Seungbae Park</i>	
Electronic PCB and PKG Thermal Stress Analysis	1402
<i>G. Refai-Ahmed, H. Shi, Y. Bhartiya, T. Pawlak, M. Keshavamurthy, B. Boots, S. Shah, D. Ostergaard, and S. G. Pytel</i>	
Conductivity Enhancement of Thermal Interface Material via Capillary Attraction	1409
<i>Hongye Sun and M. M. F. Yuen</i>	
Thermal Simulations and Experimental Verification of Power Modules Designed for Double Sided Cooling	1415
<i>Klas Brinkfeldt, Jonas Ottosson, Alexander Otto, Alexander Mann, Olaf Zschieschang, Sophia Frankeser, and Dag Andersson</i>	
Investigation of Geometry, Frequency and Material's Effects in Lock-In Thermography Applications in Semiconductor Packages	1423
<i>Kasemsak Kijkanjanapaiboon, Mayue Xie, and Xuejun Fan</i>	
Analysis and Comparison of Thermal Performance of Advanced Packaging Technologies for State-of-the-Art Mobile Applications	1430
<i>Cheng-Chieh Hsieh, Chi-Hsi Wu, and Douglas Yu</i>	

Session 31: 3D Applications and Wafer Processing

An Overview of the Development of a GPU with Integrated HBM on Silicon Interposer	1439
<i>Chang-Chi Lee, Cp Hung, Calvin Cheung, Ping-Feng Yang, Chin-Li Kao, Dao-Long Chen, Meng-Kai Shih, Chien-Lin Chang Chien, Yu-Hsiang Hsiao, Li-Chieh Chen, Michael Su, Michael Alfano, Joe Siegel, Julius Din, and Bryan Black</i>	
3D SiP with Organic Interposer for ASIC and Memory Integration	1445
<i>Li Li, Pierre Chia, Paul Ton, Mohan Nagar, Sada Patil, Jie Xue, Javier Delacruz, Marius Voicu, Jack Hellings, Bill Isaacson, Mark Coor, and Ross Havens</i>	
3Di DC-DC Buck Micro Converter with TSVs, Grind Side Inductors, and Deep Trench Decoupling Capacitors in 32nm SOI CMOS	1451
<i>John Safran, Giri N. K. Rangan, Venkata Nr Vanukuru, Sandeep Torgal, Vikram Chaturvedi, Sarath Lal K. P., Shahid Butt, Gary Maier, Alberto Cestero, Thuy Tran-Quinn, Joyeeta Nag, Sami Rosenblatt, Norman Robson, Matthew Angyal, Troy Graves-Abe, Daniel Berger, James Pape, and Subramanian Iyer</i>	

TSV-Last, Heterogeneous 3D Integration of a SiGe BiCMOS Beamformer and Patch Antenna for a W-Band Phased array Radar	1457
<i>Dean Malta, Erik Vick, Matthew Lueck, Alan Huffman, Sharon Woodruff, Parrish Ralston, Jeffrey Hartman, Nathan Bushyager, G. David Ebner, Stuart Quade, Adam Young, Christopher Hillman, and Jonathan Hacker</i>	
Design, Demonstration and Characterization of Ultra-Thin Low-Warpage Glass BGA Packages for Smart Mobile Application Processor	1465
<i>Tailong Shi, Bruce Chou, Ting-Chia Huang, Tomonori Ogawa, Yoichiro Sato, Hiroyuki Matsuura, Satomi Kawamoto, Venky Sundaram, Kadappan Panayappan, Vanessa Smet, and Rao Tummala</i>	
Warpage-Free Ultra-Thinning Ranged from 2 to 5-um for DRAM Wafers and Evaluation of Devices Characteristics	1471
<i>Y. S. Kim, S. Kodama, Y. Mizushima, T. Nakamura, N. Maeda, K. Fujimoto, A. Kawai, and T. Ohba</i>	
Scalable Modeling and Measurement of TSV Applied for Efficiency Improvement of a RF PA	1477
<i>Ming-Fong Jhong, Cheng-Yu Ho, Po-Chih Pan, Hung-Hsiang Cheng, Sheng-Chi Hsieh, Chen-Chao Wang, and Lih-Tyng Hwang</i>	

Session 32: Novel Fan-Out Interconnections

A Comparative Study of a Fan Out Packaged Product: Chip First and Chip Last	1483
<i>Scott Chen, Simon Wang, John Hunt, William Chen, Leander Liang, Golden Kao, and Abner Peng</i>	
Versatile Metrology Platform for FOWLP PoP Manufacturing Process Control	1489
<i>Francy Abraham and Jeong Yul Jeon</i>	
A Novel System in Package with Fan-Out WLP for High Speed SERDES Application	1495
<i>Nan-Cheng Chen, Tung-Hsien Hsieh, Jimmy Jinn, Po-Hao Chang, Fandy Huang, Jw Xiao, Alan Chou, and Benson Lin</i>	
Effect of Local Grain Distribution and Enhancement on Edgebond Applied Wafer-Level Chip-Scale Package (WLCSP) Thermal Cycling Performance	1502
<i>Tae-Kyu Lee, Weidong Xie, Steven Perng, Edward Ibe, and Karl Loh</i>	
The Development and the Integration of the 5 μ m to 1 μ m Half Pitches Wafer Level Cu Redistribution Layers	1509
<i>Mike Ma, Stephen Chen, P. I. Wu, Ann Huang, C. H. Lu, Alex Chen, Cheng-Hsiang Liu, and Shih-Liang Peng</i>	
Next Generation Panel-Scale RDL with Ultra Small Photo Vias and Ultra-Fine Embedded Trenches for Low Cost 2.5D Interposers and High Density Fan-Out WLPs	1515
<i>Fuhan Liu, Atsushi Kubo, Chandrasekharan Nair, Tomoyuki Ando, Ryuta Furuya, Shreya Dwarakanath, Venky Sundaram, and Rao R. Tummala</i>	
Development of High Density Fan Out Wafer Level Package (HD FOWLP) with Multi-layer Fine Pitch RDL for Mobile Applications	1522
<i>Vempati Srinivasa Rao, Chai Tai Chong, David Ho, Ding Mian Zhi, Chong Ser Choong, Sharon Lim PS, Daniel Ismael, and Ye Yong Liang</i>	

Session 33: Advances in RF Materials and Components

A New Reliable Adhesion Enhancement Process for Directly Plating on Molding Compounds for Package Level EMI Shielding	1530
<i>Kenichiroh Mukai, Brian Eastep, Kwonil Kim, Lee Gaherty, and Anirudh Kashyap</i>	
Silver Hybrid Paste for Improvement of Radio Frequency Characteristics	1538
<i>Kwang-Ho Jung, Sang-Woo Kim, Seung-Boo Jung, and Dong Gun Kam</i>	
High Frequency Characterization of Silicon Substrate and through Silicon Vias	1544
<i>Xiaomin Duan, Mathias Boettcher, David Dahl, Christian Schuster, Christian Tschoban, Ivan Ndip, and Klaus-Dieter Lang</i>	
A Novel Approach to Integrating 3D/4D Printing and Stretchable Conductive Adhesive Technologies for High Frequency Packaging Applications	1551
<i>Taoran Le, Chia-Chi Tuan, Ryan A. Bahr, C. P. Wong, and M. M. Tentzeris</i>	
Metamaterial-Inspired Sensor on Porous Substrate for Detection of Volatile Organic Compounds in Air	1557
<i>Nophadon Wiwatcharagoses, Kyoung Y. Park, and Premjeet Chahal</i>	
MEMS-Based Tunable TSV Inductors	1563
<i>Bruce Kim, Saikat Mondal, and Sang-Bock Cho</i>	
Fabrication and Modeling of Nitride Thin Film Encapsulation Based on Anti-Adhesion-Assisted Transfer Technique and Nitride/BCB Bilayer Wrinkling	1569
<i>Seonho Seok</i>	

Session 34: 3D, TSV, and TGV Reliability and Characterization

Board-Level Reliability of 3D through Glass via Filters During Thermal Cycling	1575
<i>Scott McCann, Satoru Kuramochi, Hobie Yun, Venkatesh Sundaram, M. Raj Pulugurtha, Rao R. Tummala, and Suresh K. Sitaraman</i>	
Remaining Useful Life Assessment of Field Deployed Electronics Using X-Ray Micro-CT Based Digital Volume Correlation and Finite-Element Analysis	1583
<i>Pradeep Lall and Junchao Wei</i>	
Impact of 3D Via Middle TSV Process on 20nm Wafer Level FEOL and BEOL Reliability	1593
<i>Premachandran C. S., Luke England, Sukeshwar Kannan, Rakesh Ranjan, Kong Boon Yeap, Walter Teo, Salvatore Cimino, Tan Jing, Haojun Zhang, Daniel Smith, Patrick Justison, Biju Parameshwaran, and Natarajan Mahadeva Iyer</i>	
Effect of Electroplating Parameter on the TSV-Cu Protrusion During Annealing	1599
<i>Chen Si, Qin Fei, An Tong, and Chen Pei</i>	
Comprehensive Investigation of Die Shift in Compression Molding Process for 12 Inch Fan-Out Wafer Level Packaging	1605
<i>Yong Han, Mian Zhi Ding, Bu Lin, and Chong Ser Choong</i>	
Low Residual Stress in Si Substrate of Annular-Trench-Isolated TSV	1611
<i>Wei Feng, Tung Thanh Bui, Naoya Watanabe, Masahiro Aoyagi, and Katsuya Kikuchi</i>	

Mechanical Effects of the Volmer-Weber Growth in the TSV Sidewall	1617
<i>Santo Papaleo, Marco Rovitto, and Hajdin Ceric</i>	

Session 35: Wearable, Flexible, and Stretchable Electronics

A Wearable Flexible Hybrid Electronics ECG Monitor	1623
<i>Mark Poliks, James Turner, Kanad Ghose, Zhanpeng Jin, Mohit Garg, Qiong Gui, Ana Arias, Yasser Kahn, Mark Schadt, and Frank Egitto</i>	
Wearable Sensor Patch for Early Extravasation Detection	1632
<i>Ming-Yuan Cheng, Ramona Damalerio, Ruiqi Lim, Weiguo Chen, Kwan Ling Tan, Choon Looi Bong, and Swee Kim Tan</i>	
An Implantable, Stretchable Microflow Sensor Integrated with a Thin-Film Nitinol Stent	1638
<i>Connor Howe, Yongkuk Lee, Yanfei Chen, Youngjae Chun, and Woon-Hong Yeo</i>	
A Flexible and Stretchable Resistive Epidermal Pressure Sensor for Health Monitoring	1644
<i>Zhibo Chen, Wei Huang, Xinfeng Zhang, and Matthew M. F. Yuen</i>	
Screen-Printed Stretchable Interconnects	1650
<i>Jari Suikkola, Timo Kankkunen, Pekka Iso-Ketola, Jukka Vanhala, and Matti Mäntysalo</i>	
Flexible Wire-Component for Weaving Electronic Textiles	1656
<i>Jussi Mikkonen and Emmi Pouta</i>	
Mechanical Reliability Analysis of Ultra-Thin Chip-on-Foil Assemblies under Different Types of Recurrent Bending	1664
<i>N. Palavesam, D. Bonfert, W. Hell, C. Landesberger, H. Gieser, C. Kutter, and K. Bock</i>	

Session 36: 3D Materials and Processing

Feasibility Study of Si Handler Debonding by Laser Release	1671
<i>Bing Dang, Tom Wassick, Yang Liu, Qianwen Chen, Paul Andry, Li-Wen Hung, Hongqing Zhang, Jeffrey Gelorme, and John Knickerbocker</i>	
High Throughput Air Jetting Wafer Debonding fro 3D IC and MEMS Manufacturing	1678
<i>Hao Tang, Chris Luo, Ming Yin, Yushen Zeng, and Wei Zhang</i>	
Extremely Low-Force Debonding of Thinned CMOS Substrate by Laser Release of a Temporary Bonding Material	1685
<i>Alain Phommahaxay, Goedele Potoms, Greet Verbinnen, Erik Sleenckx, Gerald Beyer, Eric Beyne, Alice Guerrero, Dongshun Bai, Xiao Liu, Kim Yess, Kim Arnold, Walter Spiess, Tim Griesbach, Thomas Rapps, and Stefan Lutter</i>	
In Plane Collective CoS Assembly by NCF-TCB Enabled Using the Newly Developed Bonding Force Leveling Film	1691
<i>Hitoshi Onozeki, Hiroshi Takahashi, Naoya Suzuki, Kumpei Yamada, and Yuta Koseki</i>	
Rapid Scan In-Situ FT-IR Curing Studies of Low-Temperature Cure Thin Film Polymer Dielectrics in Solid State	1698
<i>Frank Windrich, Mikhail Malanin, Klaus J. Eichhorn, and Brigitte Voit</i>	
Development of Novel Low-Temperature Curable Positive-Tone Photosensitive Dielectric Materials with High Elongation	1707
<i>Yu Shoji, Yuki Masuda, Keika Hashimoto, Kimio Isobe, Yutaro Koyama, and Ryoji Okuda</i>	

Formation of Polymer Insulation Layer (Liner) on Through Silicon Vias (TSV) with High Aspect Ratio over 5:1 by Direct Spin Coating	1713
<i>Liyi Li, Guoping Zhang, Chia-Chi Tuan, Kyoung-Sik Moon, and Rong Sun</i>	

Session 37: Interactive Presentations 1

A Wirebond-Less Package for High Voltage Cascode Gallium Nitride Devices	1720
<i>Wenli Zhang, Zhengyang Liu, Fred C. Lee, and Shuojie She</i>	
Constitutive Relations for Finite Element Modeling of SnAgCu in Thermal Cycling — How Wrong We Were!	1726
<i>Thaer Alghoul, Dustin Watson, Nardeeka Adams, Saif Khasawneh, Farhan Batieha, Chris Greene, and Peter Borgesen</i>	
Novel Process of RDL Formation for Advanced Packaging by Excimer Laser Ablation	1733
<i>Habib Hichri, Markus Arendt, and Matthew Gingerella</i>	
Ultra-Precise Low-Cost Surface Planarization Process for Advanced Packaging Fabrications and Die Assembly: A Survey of Recent Investigations on Unit Process Applications and Integrations	1740
<i>Frank Wei, Vanessa Smet, Ninand Shahane, Hao Lu, Venky Sundaram, and Rao Tummala</i>	
Formation of High-Aspect-Ratio through Silicon Vias (TSVs) with a Broad Range of Diameter by Uniform Metal-Assisted Chemical Etching (MaCE)	1746
<i>Liyi Li and C. P. Wong</i>	
Effective Post-TSV-DRIE Wet Clean Process for through Silicon Via Applications	1752
<i>Laura Mauer, Stephen Olson, Victor Vartanian, John Taddei, John Clark, Kenji Nulman, and Michael Hatzistergos</i>	
Fabrication and Characterization of Low Stress Si Interposer with Air-Gapped Si Interconnection for Hermetical System-in-Package	1758
<i>Rongfeng Luo, Kuili Ren, Shenglin Ma, Jun Yan, Yanming Xia, Yufeng Jin, Jing Chen, Tianzhun Wu, Hangao Yang, and Lifang Yuan</i>	
Study on Ar(5%H ₂) Plasma Pretreatment for Cu/Sn/Cu Solid-State-Diffusion Bonding in 3D Interconnection	1765
<i>Junqiang Wang, Qian Wang, Dejun Wang, and Jian Cai</i>	
Advanced 3D eWLB-PoP (Embedded Wafer Level Ball Grid Array - Package on Package) Technology	1772
<i>Yaojian Lin, Chen Kang, Linda Chua, Won Kyung Choi, and Seung Wook Yoon</i>	
Impact of Via Density on the Mechanical Integrity of Advanced Back-End-of-Line During Packaging	1778
<i>Luka Kljucar, Mario González, Kristof Croes, Ingrid De Wolf, Gayle Murdoch, Joeri De Vos, Jürgen Bömmels, Eric Beyne, and Zsolt Tőkei</i>	
Die Bonding with Non-Clean Flux in Fine Pitch Copper Pillar Bump Study and Reliability Performance for 2.5D IC Package	1786
<i>J. C. Liao, Ally Liao, Sam Peng, G. T. Lin, Terrence Lu, and Stephen Chen</i>	

High Quality Fine-Pitch Cu-Cu Wafer-on-Wafer Bonding with Optimized Ti Passivation at 160°C	1791
<i>Asisa Kumar Panigrahi, Satish Bonam, Tamal Ghosh, Siva Rama Krishna Vanjari, and Shiv Govind Singh</i>	
Evaluation and Optimization of Thermo-Mechanical Reliability of a TSV-Based 3D MEMS	1797
<i>Qinghua Zeng, Wei Meng, Yong Guan, Jing Chen, and Yufeng Jin</i>	
Low Cost Wafer Level Packaging of MEMS Devices by Vertical Via-Last Process	1803
<i>Xiangmeng Jing, Fengwei Dai, Chunyan Zhang, Wenqi Zhang, and Liqiang Cao</i>	
Thermo-Compression Bonding Using Non-conductive Films (NCFs) for 3-D TSV Micro-Bump Interconnection	1809
<i>Hyeong-Gi Lee, Se-Yong Lee, Yong-Won Choi, and Kyung-Wook Paik</i>	
3D WL MEMS with Various TSV Technologies' Thermo-Mechanical Analysis	1816
<i>Ying-Te Ou, Hung-Hsiang Cheng, Dao-Long Chen, Hsiao-Yen Lee, Ying-Chih Lee, Meng-Kai Shih, Chin-Cheng Kuo, Ping-Feng Yang, and Chen-Chao Wang</i>	
Joint Properties and Thermomechanical Reliability of Nanoparticle-Added Sn-Ag-Cu Solder Paste	1822
<i>Kyoung-Ho Kim, Sehoon Yoo, Jonghyuk Yoon, Songhee Yim, Bum-Gyu Baek, Jong Hyun Yoon, Dohyun Jung, and Jae Pil Jung</i>	
Study of Chip Stacking Process and Electrical Characteristic Evaluation of Cu Pillar Joint Between Chips Including TSV	1827
<i>Toshiya Akamatsu, Shinji Tadaki, Kazutoshi Yamazaki, Hideki Kitada, and Seiki Sakuyama</i>	
Reliability Demonstration of an Ultra-Thin Core (UTC) Large Die, Large Laminate Package	1834
<i>Tomoyuki Yamada, Michio Otori, Fumio Kumokawa, Hiroyuki Fukushima, Sushumna Iruvanti, Shidong Li, Tuhin Sinha, Jeff Coffin, Hai Longworth, and Charlie Reynolds</i>	
Challenges in Assembly and Reliability of Thin NAND Memory Die	1840
<i>Ning Ye, Qing Li, Huirong Zhang, Zhongli Ji, Xiaoyu Yang, Chin-Tien Chiu, and Hem Takiar</i>	
Thermal Isolation within High-Power 2.5D Heterogenously Integrated Electronic Packages	1847
<i>Michael Fish, Patrick McCluskey, and Avram Bar-Cohen</i>	
Electromagnetic Bandgap Design for Power Distribution Network Noise Isolation in the Glass Interposer	1856
<i>Youngwoo Kim, Jonghyun Cho, Jinwook Song, Subin Kim, Venky Sundaram, Rao Tummala, and Jounggho Kim</i>	
On Chip RF Passives Using an Su-8 Composite with Magnetic Nanoparticles	1862
<i>Huseyin Sagkol, Erdal Korkmaz, Mamady Kebe, and Zilhicce Mehmedi</i>	

Session 38: Interactive Presentations 2

Proposal of Package Structure Requirements for Effective Cooling from the Bottom Side of Chips (from the Substrate Side), Aiming for a Three-Dimensional (3D) Chip Stack	1867
<i>Keiji Matsumoto and Hiroyuki Mori</i>	
Innovative Temperature and Heat Distribution Measurement Protocol Applied to 3D TSV Technology	1873
<i>Denis Mercier, Thomas Portanier, David Bouchu, Stéphane Moreau, and Christophe Aumont</i>	
Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging	1879
<i>F. X. Che, David Ho, Mian Zhi Ding, and Daniel Rhee MinWoo</i>	
Simulation Model to Predict Failure Cycles in Board Level Drop Test	1886
<i>Wei Wang, Daniel Robbins, and Christopher Glancey</i>	
Assembly Process and Warpage Management of Large Size through Silicon Interposer (38.7mm × 26.7mm) Package	1892
<i>Zhaohui Chen, Jong-Kai Lin, Mian Zhi Ding, Sharon Pei Siang Lim, and Xiaowu Zhang</i>	
Characterization of Warpages and Layout-Dependent Local-Deformations for Large Die 3D Stacking	1899
<i>Aki Dote, Hideki Kitada, Yoriko Mizushima, Tomoji Nakamura, and Seiki Sakuyama</i>	
Comparison of Thermal Measurement Methods of Die Attach Materials Used in Power Electronic Modules	1905
<i>Wolfgang Schmitt, Susanne Duch, and Thomas Krebs</i>	
Sub-100 nm Patterning Process and Adhesion Force Simulation in UV-Nanoimprint Lithography	1912
<i>Yinsheng Zhong and Matthew M. F. Yuen</i>	
Deep, High Aspect Ratio Etches in Alumina Films for MEMS and Advanced Packages	1918
<i>Dogukan Yildirim, Guann-Pyng Li, and Mark Bachman</i>	
Effect of Temperature on the High Strain Rate Properties of SAC Leadfree Alloys at Temperatures up to 200°C	1924
<i>Pradeep Lall, Di Zhang, Vikas Yadav, Jeff Suhling, and David Locker</i>	
A Fast and Low Computation Consumption Model for System-Level Thermal Management in 3D IC	1933
<i>Yudan Pi, Ningyu Wang, Jiaxi Zhang, Wei Wang, Guojie Luo, Min Miao, Wenhua Xu, and Yufeng Jin</i>	
Mass Transport-Induced Failure of Hybrid Bonding-Based Integration for Advanced Image Sensor Applications	1940
<i>Stéphane Moreau, David Bouchu, Viorel Balan, Anne-Lise Le Berrigo, Amandine Jouve, Yann Henrion, Carine Besset, Daniel Scevola, Sandrine Lhostis, François Guyader, Emilie Deloffre, Sébastien Mermoz, and Julien Pruvost</i>	

In Vehicle Infotainment and Advanced Driver Assistance Systems: Advantages of Knowledge-Based Qualification over Standard-Based Qualification for Solder Joint Reliability	1946
<i>Ru Han, Min Pei, Sibasish Mukherjee, Milena Vujosevic, Kenneth Darschewski, and Robert Kwasnick</i>	
Demonstration of Novel Adhesive Technology Enabling Low-Temperature Polymeric Bonding for Use in Microelectronics Applications	1952
<i>Lyndon Larson and Kate Johnson</i>	
Fabrication and Integration of Ultrathin, High-Density, High-Frequency Ta Capacitors on Silicon for Power Modules	1958
<i>Parthasarathi Chakraborti, Nathan Neuhart, Kamil-Paul Rataj, Christoph Schnitter, Saumya Gandhi, Himani Sharma, P. M. Raj, Frank Stepniak, Matt Romig, Naomi Lollis, and Rao R. Tummala</i>	
Optimization Design of 2.5D TSV Package Using Thermo-Electrical Co-Simulation Method	1964
<i>Fengze Hou, Yunyan Zhou, Fengman Liu, Meiyong Su, Cheng Chen, Jun Li, Tingyu Lin, and Liqiang Cao</i>	
A Novel Experimental System for Characterizing Interface Delamination under Mixed-Mode Fatigue Loading	1970
<i>Tz-Cheng Chiu, Wei Lu, Chi-An Hua, and Chia-Kuei Hsu</i>	
Simulative Investigations of the Mechanical Reliability of the Flexible Optoelectronic Packaging Using Optodic Bonding	1977
<i>Yixiao Wang, Xiaoxu Yang, and Ludger Overmeyer</i>	
Effect of Die Size and Die Tilt on Solder Reliability under Thermal Cycling	1984
<i>Miaocao Wang, Ling Xu, Yang Zhou, and Sheng Liu</i>	
Deformation of Display for Handheld Devices During Drop Impact	1990
<i>Charandeep Singh, Satish Chaparala, Chunfeng Zhou, Bin Zhang, and S. B. Park</i>	
Reliability Assessment of QFN Components for Aerospace Applications	1996
<i>Chunyan Yin, Stoyan Stoyanov, Chris Bailey, Paul Stewart, and Steve McCallum</i>	
Impact of Die Pin Capacitance and Package Crosstalk on DDR4 Channel Jitter	2003
<i>Janani Chandrasekhar, Changwook Yoon, Alan Liu, Hui Liu, and Dan Oh</i>	
A Novel Programmable On-chip Voltage Droop Detector for FPGA Applications	2009
<i>Hing Yan "Thomas" To, Changyi Su, Sean Long, Juan Wang, Nanju Na, Dima Klokov, and Yong Wang</i>	
Reliability Assessment of Fan-Out Packages Using High Resolution Moiré Interferometry and Synchrotron X-Ray Microdiffraction	2016
<i>Laura Spinella, Jang-Hi Im, and Paul S. Ho</i>	
Crosstalk-Induced Jitter Simulation Methodology for High-Density I/O Designs	2022
<i>Shen Dong and Hong Shi</i>	
Detection of Noise Coupling between Power Domains on Package	2028
<i>Suzanne Lynn Huh and Hong Shi</i>	

An Image-Based Effective Property Method for Strip Warpage Modeling	2034
<i>Siva P. Gurrum, Guangxu Li, Hung-Yun Lin, and Yong Lin</i>	
Impact of PCB Layer Orientation on the Drop Reliability of WCSP Boards	2040
<i>Anik Mahmood, Trina Barua, A. R. Nazmus Sakib, and Dereje Agonafer</i>	

Session 39: Interactive Presentations 3

Miniaturized Integrated Micro-Supercapacitors as Efficient Power Sources for Wearable and Biocompatible Electronic Devices	2046
<i>Bo Song, Liyi Li, Yuntong Zhu, Kyoung-Sik Moon, and C. P. Wong</i>	
Thermal and Electrical Designs of RF 3D Module Based on Si Interposers with Redundant TSVs	2051
<i>Kwang-Seong Choi, Seok Hwan Moon, Yong-Sung Eom, Hyun-Cheol Bae, and Jin Ho Lee</i>	
Low-Stress Design for SiC Power Modules with Sintered Porous Ag Interconnection	2058
<i>Chuantong Chen, Shijo Nagao, Hao Zhang, Tohru Sugahara, Katsuaki Suganuma, Tomohito Iwashige, Kazuhiko Sugiura, and Kazuhiro Tsuruta</i>	
A Characterized Redistribution Layer Architecture for Advanced Packaging Technologies	2063
<i>Hiroshi Kudo, Takamasa Takano, Masaya Tanaka, Ryohei Kasai, Jyunichi Suyama, Miyuki Akazawa, Mitsuhiro Takeda, Hiroshi Mawatari, Toshio Sasao, Yumi Okazaki, Naoki Oota, Susumu Tashiro, Haruo Iida, Kouji Sakamoto, Hiroyuki Sato, Daisuke Kitayama, Shouhei Yamada, and Satoru Kuramochi</i>	
Binder Chemistry for Ultra-Highly Conductive Pastes by Low Temperature Sintering of Silver Micro-Fillers	2068
<i>Masahiro Inoue, Yasunori Tada, and Yoshiaki Sakaniwa</i>	
Effects of Reflow Cooling Rate on the Growth of Ag ₃ Sn Platelets and Deformation of Solder Balls	2075
<i>Chi Pu Lin, Katch Wan, Tommy Sun, Chih-Ming Chen, and Rick Lee</i>	
Interconnection of Flexible Lithium Thin Film Batteries for Systems-in-Foil	2082
<i>Messaoud Bedjaoui, Steve Martin, and Raphael Salot</i>	
Development and Reliability Evaluation of Large Scale Thin TSV Die Stacking on Wafer	2089
<i>Lee Jong Bum, Chong Ser Choong, Au Keng Yuen, and Rhee Min Woo</i>	
Characterization of Extreme Si Thinning Process for Wafer-to-Wafer Stacking	2095
<i>Fumihiro Inoue, Anne Jourdain, Joeri De Vos, Erik Sleenckx, Eric Beyne, Jash Patel, Oliver Ansell, Huma Ashraf, Janet Hopkins, Dave Thomas, and Akira Uedono</i>	
Shape-Dependent Transmittable Tangential Force of Wire Bond Tools	2103
<i>Simon Althoff, Tobias Meyer, Andreas Unger, Walter Sextro, and Florian Eacock</i>	
Effect of Different Oxide Layers on the Ultrasonic Copper Wire Bond Process	2111
<i>Florian Eacock, Andreas Unger, Paul Eichwald, Olexandr Grydin, Florian Hengsbach, Simon Althoff, Mirko Schaper, and Karsten Guth</i>	
Electrophoretic Deposition of Ni/Au Coated Particles for Ultra-Fine Pitch Interconnection	2119
<i>Junlei Tao, David C. Whally, and Changqing Liu</i>	

6um Pitch High Density Cu-Cu Bonding for 3D IC Stacking	2126
<i>Ling Xie, Sunil Wickramanayaka, Ser Choong Chong, Vasarla Nagendra Sekhar, Daniel Ismeal, and Yong Liang Ye</i>	
Mesoporous Silica Nanoparticles: A Potential Inorganic Filler to Prepare Polymer Composites with Low CTE and Low Modulus for Electronic Packaging Applications	2134
<i>Gang Li, Pengli Zhu, Tao Zhao, Rong Sun, Daoqiang Lu, Guoping Zhang, Xiaoliang Zeng, and Ching-Ping Wong</i>	
Conductive Microfluidic Interconnects to Enable Scalable 3D Manufacturing of Wearable Electronics	2140
<i>Jonathan Flowers, Changqing Liu, Sean Mitchell, Andy Harland, and Dale Esliger</i>	
20" x 20" Panel Size Glass IPD Interposer Manufacturing	2146
<i>Yu-Hua Chen, Chun-Hsien Chien, Yu-Chung Hsieh, Wei-Ti Lin, Wen-Liang Yeh, Chien-Chou Chen, Tzvy-Jang Tseng, and Hobie Yun</i>	
Enabling Low-Temperature Bonding in Advanced Packaging Using Electrodeposited Indium	2151
<i>Yi Qin, Kristen Flajslík, Brandon Sherzer, Emily Banelis, Inho Lee, Regina Cho, Louis Grippo, Masaaki Imanari, Mark Lefebvre, Lingyun Wei, Wataru Tachikawa, Jianwei Dong, and Jeffrey Calvert</i>	
Failure Analysis and Material Characterization in Power Electronics Packaging	2157
<i>B. Boettge, M. Schak, R. Klengel, J. Schischka, and S. Klengel</i>	
Comparative Reliability Study of Au Wire Bond Contacts on Al Metallization vs. over Pad Metallization	2163
<i>R. Klengel, J. Schischka, L. Berthold, and S. Klengel</i>	
Effect of Epoxy Flux Underfill on Thermal Cycling Reliability of Sn-8Zn-3Bi Lead-Free Solder in a Sensor Application	2169
<i>M. Mostofizadeh, M. Najari, D. Das, M. Pecht, and L. Frisk</i>	
Solder Injected through Via for Multi Stacked Wafers	2176
<i>A. Horibe, K. Sueoka, R. Miyazawa, T. Aoki, S. Kohara, K. Okamoto, H. Mori, and Y. Orij</i>	
A Prospective Low-k Insulator for Via-Last through-Silicon-Vias (TSVs) in 3D Integration	2182
<i>Tung Thanh Bui, Xiaojin Cheng, Naoya Watanabe, Fumiki Kato, Katsuya Kikuchi, and Masahiro Aoyagi</i>	
Effects of the Deposition Process Variation on the Performance of Open TSVs	2188
<i>Lado Filipovic and Siegfried Selberherr</i>	
Investigation of Ni Magnetic Micro-Seed in SAC 305 Solder for Inductive Heating Applicability	2196
<i>R. Gopala Krishnan, Xu Ke, S. Arun Kumar, Eng Soon Tok, G. Yaadhav Raaj, G. Srayes, and Michael Pecht</i>	
Moisture Diffusion and Hygroscopic Swelling of Adhesives in Electronics Packaging	2203
<i>Ruiyang Liu, Huayan Wang, Jing Wang, Hohyung Lee, S. B. Park, Xiaojie (Jessie) Xue, Yeonsung Kim, Shafi Saiyed, and Dipak Sengupta</i>	

Advances in Panel Scalable Planarization and High Throughput Differential Seed Layer Etching Processes for Multilayer RDL at 20 Micron I/O Pitch for 2.5D Glass Interposers	2210
<i>Hao Lu, Frank Wei, Ryuta Furuya, Atsushi Kubo, Fuhan Liu, Venky Sundaram, and Rao Tummala</i>	
Process Design of Fine Pitch Ball Bonding by Volume Conservation Modelling	2216
<i>Michael Mayer</i>	
2D Grating Pitch Mapping of a through Silicon Via (TSV) and Solder Ball Interconnect Region Using Laser Diffraction: IEEE Electronic Components and Technology Conference, 2016	2222
<i>Todd Houghton, Michael Saxon, Zeming Song, Hoa Nyugen, Hanqing Jiang, and Hongbin Yu</i>	
Copper Ball Bond over a Variety of Probe Marks in Two Pad Aluminum Thicknesses	2228
<i>Jacob Marsh, Austin Doutre, Kyle Syndergaard, Priscila Brown, Kok Inn Hoo, Edsel De Jesus, and Stevan Hunter</i>	

Session 40: Interactive Presentations 4

Forward Tactile Sensing Device Development and Biopackaging for Endovascular Guidewire Intervention Application	2233
<i>Ruiqi Lim, Ee Lim Tan, Kwan Ling Tan, Weiguo Chen, Ramona Damalerio, Benjamin Soo Yeng Chua, Melvin Wee Chuan Loh, Rachel Tsui Ying Hong, and Ming-Yuan Cheng</i>	
Ultra-Miniaturized Planar Absorbing Metamaterial Structures for Millimeter Wave and Terahertz Imaging Array	2239
<i>Kyoung Youl Park, Premjeet Chahal, and Nophadon Wiwatcharagoses</i>	
A Study on the Cu-Rod Anisotropic Conductive Films (ACFs) for Flex-on-Fabric (FOF) Interconnections Using an Ultrasonic Bonding Method	2245
<i>Seung-Yoon Jung, Hye Eun Hong, and Kyung-Wook Paik</i>	
Novel Periodic-Aperiodic Routing to Mitigate Floquet Mode Resonances in Crosstalk Transfer Function Due to Periodically Routed Structures	2251
<i>Arun Chada, Bhyrav Mutnury, Jun Fan, and James L. Drewniak</i>	
Sub-Micron Bondline-Shape Control in Automated Assembly of Photonic Devices	2257
<i>Nicolas Boyer, Alexander Janta-Polczynski, Jean-Francois Morissette, Swetha Kamlapurkar, Sebastian Engelmann, Yoichi Taira, Shotaro Takenobu, Hidetoshi Numata, Paul Fortier, and Tymon Barwicz</i>	
A Novel Modular Design and Modeling Methodology for High Speed High Density Die Package PCB Co-Simulation and Model Library Creation	2264
<i>Jenny Xiaohong Jiang, Chit Zhung Tan, Xinyun Guo, Lei Hua, Yee Huan Yew, Nate Unger, Hui Liu, and Pheak Ti Teh</i>	
Narrowband-Stop Reflector Using Guided-Mode Resonance in Waveguide Cavity for WDM Optical Interconnects	2270
<i>Shogo Ura, Masahiro Nakata, Kenichi Yanagida, Junichi Inoue, and Kenji Kintaka</i>	

Behavioral Circuit Models of Jitter Modulator and Single-Ended-Mode to Mixed-Mode Transformer for Signal Integrity Transient Simulation	2277
<i>Zhaoqing Chen</i>	
Simulation, Modeling and Analysis of Dynamic Power Delivery Network and Its Impact on Jitter	2285
<i>Sheng-Feng Lee, Chia-Yu Chan, and Shang-Pin Chen</i>	
Performance Improvement in Side Contact Multilayer Graphene Nanoribbon Interconnects Using Intercalated Doping	2291
<i>Atul Kumar Nishad and Rohit Sharma</i>	
Stochastic LIM for Transient Simulations of Printed Circuit Board Transmission Lines with Uncertainties	2297
<i>Xu Chen, José E. Schutt-Ainé, and Andreas C. Cangellaris</i>	
High Speed Data Acquisition and Pre-Processing System of the Photodetector Linear Array with through-Silicon Vias (TSVs) 2.5D/3D Integration	2305
<i>H. D. Lu, S. H. Zhang, B. Zhang, F. M. Guo, M. J. Wang, W. Wang, and J. H. Shen</i>	
An Ultra Low Loss SerDes Signal Design on a FC Package Applied in 56 Gbps Networks	2311
<i>Yuan-Hsi Chou, Tsun-Lung Hsieh, Cheng-Yu Tsai, Chen-Chao Wang, and Lih-Tyng Hwang</i>	
High Density Micro-Lens Array Connector for Optical Multi-chip Module	2317
<i>Koji Masuda, Hsiang-Han Hsu, Masao Tokunari, and Shigeru Nakagawa</i>	
Large-Scale, High-Speed and High-Precision Simulation Method for the Multi-domain/Multi-scale Electronic System	2323
<i>Hideki Asai, Shingo Okada, and Yuta Inoue</i>	
Synthesis and Characterization of One-Dimensional Cu-Sn Nanowire Diffusion Couples for Nanowire Assembly and Interconnection	2329
<i>Fan Gao, Qiyue Yin, Jirui Wang, Guangwen Zhou, and Zhiyong Gu</i>	
Novel Power Delivery Noise Mitigation Scheme Using Negatively Coupled Inductors	2335
<i>Amit K. Jain and Sameer Shekhar</i>	
System Co-Design for Low Power, High Performance Multicore DSP Systems	2341
<i>Tapabrata Bandyopadhyay, Anita Pratti, Bill Taboada, Thomas Krause, Tom Johnson, and Snehamay Sinha</i>	
Design and Demonstration of Ultra-Thin Glass 3D IPD Diplexers	2348
<i>Zihan Wu, Junki Min, Minsuk Kim, Markondeya Raj Pulugurtha, Venky Sundaram, and Rao R. Tummala</i>	
Room-Temperature Wafer Bonding Using Al/Ti/Au Layers for Integrated Reflectors in the Ultraviolet Spectral Region	2353
<i>Eiji Higurashi, Yutaka Kunitune, and Tadatomo Suga</i>	
Slot Waveguide Enhanced Field Confinement by CMOS-Compatible Hybrid Plasmonic Structures	2359
<i>Jing Xiao and Qi-Qin Wei</i>	

Ultra-Thin Wireless Power Module with Integration of Wireless Inductive Link and Supercapacitors	2364
<i>Chintan Buch, P. Markondeya Raj, Billyde Brown, Himani Sharma, Teng Sun, Kyoung-Sik Moon, Klaus-Jürgen Wolter, Rao Tummala, Tadashi Takahashi, Keiji Takemura, Hobie Yun, Francesco Carobolante, Mirbozorgi Seyedabdollah, and Maysam Ghovanloo</i>	
Optoelectronic Integration with Improved Sensitivity for Microfabricated Optical Magnetometers	2372
<i>Yu Ji, Jintang Shang, Lei Wu, and Qi Gan</i>	
Investigation of Differential Twisted-Pairs Implemented on Silicon IPD and High Performance Multilayer Organic Platforms	2378
<i>Hsiao-Wei Chin, Pei-Shuo Lee, Chung-Yi Hsu, Cheng-Yu Ho, Chen-Chao Wang, Lih-Tyng Hwang, and Tzyy-Sheng Horng</i>	
Innovative Electrical Thermal Co-Design of Ultra-High Q TPV-Based 3D Inductors in Glass Packages	2384
<i>Min Suk Kim, Markondeya Raj Pulugurtha, Zihan Wu, Venky Sundaram, and Rao Tummala</i>	
Electrical and Optical TSVs for High Frequency Photonic Applications	2389
<i>J. Kraft, G. Meinhardt, K. Molnar, T. Bodner, and F. Schrank</i>	
Performance Methodology and Characterization of a Multi-Fiber Expanded Beam Lensed Optical Interconnect	2394
<i>Dirk Schoellner, Jillcha Wakjira, Steven Chuang, and Sharon Lutz</i>	
RFID Compatible Sensor Tags for Remote Liquid Sample Interrogation	2401
<i>Saranraj Karuppuswami, Amanpreet Kaur, Mohd Ifwat Mohd Ghazali, and Premjeet Chahal</i>	
Effect of Ultra-Fine Pitch RDL Process Variations on the Electrical Performance of 2.5D Glass Interposers up to 110 GHz	2408
<i>Chandrasekharan Nair, Hao Lu, Kadappan Panayappan, Fuhai Liu, Venky Sundaram, and Rao Tummala</i>	
Fabrication of Freeform Lens Based on Ionic Wind for Chip-on-Board Light-Emitting Diodes	2414
<i>Zefeng Zhang, Jiading Wu, Xing Guo, Xiang Lei, Sheng Liu, and Huai Zheng</i>	

Session 41: Student Interactive Presentations

Determination of Tracer Diffusivities of Cu Atoms and Sn Atoms in Cu ₃ Sn Intermetallic Compound by Considering Chemical Effect	2419
<i>Yi-Ting Chen, K. N. Tu, and A. M. Gusak</i>	
Highly Conductive Polyurethane/Polyaniline-Based Composites for Wearable Electronic Applications	2424
<i>Bo Song, Chia-Chi Tuan, Liyi Li, Yuntong Zhu, Kyoung-Sik Moon, and C. P. Wong</i>	
Fabrication and Traceable Quality Evaluation of Fine Pitch TSV with Self-Integrated Micro Heater and Thermocouple	2430
<i>Yong Guan, Yunhui Zhu, Shenglin Ma, Qinghua Zeng, Yuan Bian, Xiao Zhong, Jing Chen, and Yufeng Jin</i>	

Surface Treatment to Enable Low Temperature and Pressure Copper Direct Bonding	2435
<i>V. Dubey, J. Derakhshandeh, E. Beyne, C. Gerets, E. Cooper, P. Laermans, K. D. Leersnijder, K. Baumans, K. J. Rebibis, A. Miller, and I. De Wolf</i>	
Probe Card Design with Signal and Power Integrity for Wafer-Level Application	
Processor Test in LPDDR Channel	2442
<i>Jinwook Song, Eunjung Lee, Jonghoon Kim, Shinyoung Park, Jung Keun Park, Jong Hyun Park, Yoon Hee Bang, Hyun Min Kim, Young Bu Kim, Seungki Nam, and Joungho Kim</i>	
Optimized Power Delivery for 3D IC Technology Using Grind Side Redistribution Layers	2449
<i>Menglu Li, Prakash Periasamy, K. N. Tu, and Subramanian S. Iyer</i>	
Light Extraction Efficiency Enhancement of Deep-Ultraviolet Light-Emitting Diodes with Nanostructured Silica Glass	2455
<i>Yang Peng, Simin Wang, Hao Cheng, and Mingxiang Chen</i>	
Effects of ACFs Adhesion on the Bending Reliability of Chip-in-Flex Packages for Wearable Electronics Applications	2461
<i>Ji-Hye Kim, Tae-Ik Lee, Taek-Soo Kim, and Kyung-Wook Paik</i>	
Study of Sintered Nano-Silver Die Attachment Materials Doped with Indium	2468
<i>C. A. Yang and C. Robert Kao</i>	
Design of an On-Interposer Passive Equalizer for High Bandwidth Memory (HBM) with 30Gbps Data Transmission	2475
<i>Yeseul Jeon, Heegon Kim, Sumin Choi, Youngwoo Kim, and Joungho Kim</i>	
Measurement of High-Bandwidth and High-Density Silicone Rubber Socket up to 110GHz	2481
<i>Junyong Park, Hyesoo Kim, Jonghoon J. Kim, Bumhee Bae, Dongho Ha, Michael Bae, and Joungho Kim</i>	
Process Development and Characterization for Integrating Microchannel into TSV Interposer	2487
<i>Yanming Xia, Kuili Ren, Shenglin Ma, Rongfeng Luo, Jun Yan, Yufeng Jin, and Jing Chen</i>	
Controlling the Conduction Mechanisms in Isotropic Conductive Adhesives with Silver-Coated Polymer Spheres	2494
<i>Sigurd R. Pettersen, Helge Kristiansen, Keith Redford, Susanne Helland, Erik Kalland, Zhiliang Zhang, and Jianying He</i>	
Development of New Low Melting Solder Alloys	2501
<i>Chih-Hao Chen, Boon-Ho Lee, Hsiang-Chuan Chen, Chang-Meng Wang, and Albert T. Wu</i>	
Millimeter-Wave Wireless Intra-/Inter Chip Communications in 3D Integrated Circuits Using Through Glass Via (TGV) Disc-Loaded Patch Antennas	2507
<i>Seahee Hwangbo, Aric B. Shorey, and Yong-Kyu Yoon</i>	
A Novel Package Feasibility Study Tool for Power Delivery Network Design and Optimization	2513
<i>Lei Zheng, Kevin Cai, Julia Cline, and Arun Vaidyanath</i>	

Signal Integrity of Bump-Less High-Speed through Silicon Via Channel for Terabyte/s Bandwidth 2.5D IC	2519
<i>Hyunsuk Lee, Heegon Kim, Sumin Choi, Jaemin Lim, Kyungjun Cho, Yeseul Jeon, Jongjoo Shim, Hyungsoo Kim, Yong-Ju Kim, and Joungho Kim</i>	
Analysis of Bending Effects for Optical-Bus-Couplers	2523
<i>Lukas Lorenz, Krzysztof Nieweglowski, Klaus-Jürgen Wolter, and Karlheinz Bock</i>	
Size-Controllable Copper Nanomaterials for Flexible Printed Electronics	2529
<i>Yu Zhang, Pengli Zhu, Gang Li, Tao Zhao, Rong Sun, and Ching-Ping Wong</i>	
A Hybrid Electrical-Mechanical Wireless Magnetoelastic Sensor for Liquid Sample Measurements	2535
<i>Saranraj Karuppuswami, Hari Krishnan Arangali, and Premjeet Chahal</i>	
Low Temperature Bonding between Polyether Ether Ketone (PEEK) and Pt through Vapor Assisted VUV Surface Modification	2541
<i>Weixin Fu, Akitsu Shigetou, Shuichi Shoji, and Jun Mizuno</i>	
Study of a Novel Amorphous Silicon Temporary Bonding and Corresponding Laser Assisted De-bonding Technology	2547
<i>Yu-Hsiang Huang, Hao-Wen Liang, Chuan-An Cheng, Chien-Hung Lin, Chia-Lin Lee, Shan-Chun Yang, and Kuan-Neng Chen</i>	
Demonstration of Next-Generation Au-Pd Surface Finish with Solder-Capped Cu Pillars for Ultra-Fine Pitch Applications	2553
<i>Ting-Chia Huang, Vanessa Smet, Pulugurtha Markondeya Raj, Rao R. Tummala, Gustavo Ramos, Arnd Kilian, Robin Taylor, and Rick Nichols</i>	
Microstructural Evolution of Transient Liquid Phase Sinter Joints in High Temperature Environmental Conditions	2561
<i>Hannes Greve, S. Ali Moeini, F. Patrick McCluskey, and Shailesh Joshi</i>	
Polysiloxane-Based Surface Modification of Silica Fillers for Low Stress Underfill	2569
<i>Chia-Chi Tuan, Kyoung-Sik Moon, and Ching-Ping Wong</i>	
Embedded Passive RF Tags towards Intrinsically Locatable Buried Plastic Materials	2575
<i>Mohd Ifwat Mohd Ghazali, Saranraj Karuppuswami, and Premjeet Chahal</i>	
Electrical Comparison between TSV in Silicon and TPV in Glass for Interposer and Package Applications	2581
<i>Jialing Tong, Kadappan Panayappan, Venky Sundaram, and Rao Tummala</i>	
High Performance 3D Glass-Embedded Inductors Fabricated by a Glass Reflow Process	2588
<i>Ming-Ai Zhang, Jintang Shang, and Bin Luo</i>	
Self-Actuating 3D Printed Packaging for Shape-Changing Antenna Arrays	2594
<i>Ryan Bahr, Taoran Lee, Bo Song, C. P. Wong, and M. M. Tentzeris</i>	

Author Index