

2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2016)

**Pittsburgh, Pennsylvania, USA
11-13 July 2016**



**IEEE Catalog Number: CFP16179-POD
ISBN: 978-1-4673-9040-8**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16179-POD
ISBN (Print-On-Demand):	978-1-4673-9040-8
ISBN (Online):	978-1-4673-9039-2
ISSN:	2159-3469

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2016 IEEE Computer Society Annual Symposium on VLSI

ISVLSI 2016

Table of Contents

Message from the General Chairs	xvii
Message from the Technical Program Chairs	xviii
Organizing Committee.....	xx
Steering Committee.....	xxii
Technical Program Committee Track Chairs.....	xxiii
Technical Program Committee.....	xxiv
Additional Reviewers.....	xxvii
Keynote Abstracts.....	xxviii
Panel Discussion: Nanotechnology-Inspired Future	
Computing, Challenges and Opportunities.....	xxxiii

Analog and Mixed Signal I

A New Process Variation Monitoring Circuit	1
<i>Davit Mirzoyan and Ararat Khachatryan</i>	
Mixed-Signal Design Using Digital CAD	6
<i>Vishnu Unnikrishnan and Mark Vesterbacka</i>	
An Integrated Common Gate CTLE Receiver Front End with Charge Mode Adaptation	12
<i>Divya Duvvuri and Vijaya Sankara Rao Pasupureddi</i>	

Special Session: FPGA Based Computing: Evolving Applications and Design Tools

FPGA Based Cyber Security Protocol for Automated Traffic Monitoring Systems: Proposal and Implementation	18
<i>Anupam Chattopadhyay, Vikramkumar Pudi, Anubhab Baksi, and Thambipillai Srikanthan</i>	
Angel-Eye: A Complete Design Flow for Mapping CNN onto Customized Hardware	24
<i>Kaiyuan Guo, Lingzhi Sui, Jiantao Qiu, Song Yao, Song Han, Yu Wang, and Huazhong Yang</i>	

An Automated Hardware/Software Co-Design Flow for Partially Reconfigurable FPGAs	30
--	----

Shaon Yousuf and Ann Gordon-Ross

Computer Aided Design and Verification I

Speeding up Incremental Legalization with Fast Queries to Multidimensional Trees	36
--	----

*Renan Netto, Vinicius Livramento, Chrystian Guth, Luiz C. V. dos Santos,
and Jose Luis Guntzel*

Timing Analysis and Optimization Based on Flexible Flip-Flop Timing Model	42
---	----

Jeongwoo Heo and Taewhan Kim

Synthesizing Asynchronous Circuits toward Practical Use	47
---	----

Heechun Park and Taewhan Kim

Special Session: Cyber-Physical Systems: Architecture and Security in Smart Buildings and Autonomous Driving

Next Generation Automotive Architecture Modeling and Exploration for Autonomous Driving	53
---	----

Bowen Zheng, Hengyi Liang, Qi Zhu, Huafeng Yu, and Chung-Wei Lin

Online Unusual Behavior Detection for Temperature Sensor Networks	59
---	----

Hengyang Zhao, Sheldon X.-D. Tan, Hai Wang, and Hai-Bao Chen

Security Challenges in CPS and IoT: From End-Node to the System	63
---	----

Kelvin Ly and Yier Jin

Digital Circuit Design and FPGA Based Designs I

VLSI Architecture for Cyclostationary Feature Detection Based Spectrum Sensing for Cognitive-Radio Wireless Networks and Its ASIC Implementation	69
--	----

Mahesh S. Murty and Rahul Shrestha

Generating Multi-cycle and Multiple Transient Fault Resilient Design During Physically Aware High Level Synthesis	75
---	----

Anirban Sengupta and Deepak Kachave

Power-Performance Optimization of a Virtualized SMT Vector Processor via Thread Fusion and Lane Configuration	81
---	----

Yaojie Lu, SeyedAmin Rooholamin, and Sotirios G. Ziavras

Special Session: From Neural Science to Neuromorphic Computing

A VLSI Design for Neuromorphic Computing	87
--	----

Mark E. Dean and Christopher Daffron

Reducing the Model Order of Deep Neural Networks Using Information Theory	93
---	----

Ming Tu, Visar Berisha, Yu Cao, and Jae-Sun Seo

Emerging and Post-CMOS Technologies I

A Reconfigurable Array Architecture for NML	99
<i>G. Causapruno, U. Garland, F. Cairo, M. Zamboni, and M. Graziano</i>	
Design and Analysis of Novel InSb/Si Heterojunction Double Gate Tunnel Field Effect Transistor	105
<i>S. Ahish, Dheeraj Sharma, M. H. Vasantha, and Y. B. N. Kumar</i>	
A Memristor Crossbar Based Computing Engine Optimized for High Speed and Accuracy	110
<i>Chenchen Liu, Qing Yang, Bonan Yan, Jianlei Yang, Xiaocong Du, Weijie Zhu, Hao Jiang, Qing Wu, Mark Barnell, and Hai (Helen) Li</i>	

Special Session: Emerging Stochastic Computing: From Arithmetic to Applications

Design of Division Circuits for Stochastic Computing	116
<i>Te-Hsuan Chen and John P. Hayes</i>	
Adaptive Filter Design Using Stochastic Circuits	122
<i>Honglan Jiang, Chengkun Shen, Pieter Jonker, Fabrizio Lombardi, and Jie Han</i>	
High-Accuracy FIR Filter Design Using Stochastic Computing	128
<i>Bo Yuan and Yanzhi Wang</i>	

System Design and Security I

Design and Characterization of the TERO-PUF on SRAM FPGAs	134
<i>Cédric Marchand, Lilian Bossuet, and Abdelkarim Cherkaoui</i>	
Hardware/Software Isolation and Protection Architecture for Transparent Security Enforcement in Networked Devices	140
<i>Festus Hategekimana, Pierre Nardin, and Christophe Bobda</i>	
A Gracefully Degrading and Energy-Efficient Fault Tolerant NoC Using Spare Core	146
<i>B. Naresh Kumar Reddy, M. H. Vasantha, and Y. B. Nithin Kumar</i>	

Testing, Reliability, and Fault-Tolerance I

Analyzing Imprecise Adders Using BDDs — A Case Study	152
<i>Cunxi Yu and Maciej Ciesielski</i>	
Post-Placement Optimization for Thermal-Induced Mechanical Stress Reduction	158
<i>Tiantao Lu, Zhiyuan Yang, and Ankur Srivastava</i>	
Impact of VT and Body-Biasing on Resistive Short Detection in 28nm UTBB FDSOI — LVT and RVT Configurations	164
<i>Amit Karel, Mariane Comte, Jean-Marc Galliere, Florence Azais, and Michel Renovell</i>	

Digital Circuit Design and FPGA Based Designs II

Low Cost VLSI Architecture for Sample Adaptive Offset Encoder in HEVC	170
<i>Sayed El Gendy, Ahmed Shalaby, and Mohammed S. Sayed</i>	
Dynamic Per-Warp Reconvergence Stack for Efficient Control Flow Handling in GPUs	176
<i>Yaohua Wang, Xiaowen Chen, Dong Wang, and Sheng Liu</i>	
Subthreshold Passive RFID Tag's Baseband Processor Core Design with Custom Modules and Cells	182
<i>Weiwei Shi, Zhao Guangdong, and Chiu-Sing Choy</i>	

Special Session: Emerging Devices for Hardware Security: Fiction or Future

Selective Enhancement of Randomness at the Materials Level: Poly-Si Based Physical Unclonable Functions (PUFs)	188
<i>Hao-Ting Shen, Fahim Rahman, Bicky Shakya, Mark Tehranipoor, and Domenic Forte</i>	
A Designer's Rationale for Nanoelectronic Hardware Security Primitives	194
<i>Garrett S. Rose, Mesbah Uddin, and Md. Badruddoja Majumder</i>	
Hardware Security Challenges Beyond CMOS: Attacks and Remedies	200
<i>Kaveh Shamsi, Wujie Wen, and Yier Jin</i>	

System Design and Security II

Attacking an SRAM-Based PUF through Wearout	206
<i>Alec Roelke and Mircea R. Stan</i>	
Techniques for Improved Reliability in Memristive Crossbar PUF Circuits	212
<i>Mesbah Uddin, Md. Badruddoja Majumder, Garrett S. Rose, Karsten Beckmann, Harika Manem, Zahruddin Alamgir, and Nathaniel C. Cady</i>	
LLPA: Logic State Based Leakage Power Analysis	218
<i>Siva Nishok Dhanuskodi, Shahrzad Keshavarz, and Daniel Holcomb</i>	

Special Session: The Smart-Everything Era

Hardware Design Automation of Convolutional Neural Networks	224
<i>Andrea Solazzo, Emanuele Del Sozzo, Irene De Rose, Matteo De Silvestri, Gianluca C. Durelli, and Marco D. Santambrogio</i>	
Low-Power Wearable System for Real-Time Screening of Obstructive Sleep Apnea	230
<i>Grégoire Surrel, Francisco Rincón, Srinivasan Murali, and David Atienza</i>	
YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights	236
<i>Renzo Andri, Lukas Cavigelli, Davide Rossi, and Luca Benini</i>	

System Design and Security III

Workload-Aware Power Gating Design and Run-Time Management for Massively Parallel GPGPUs	242
<i>Kapil Dev, Sherief Reda, Indrani Paul, Wei Huang, and Wayne Burleson</i>	
Write Pulse Scaling for Energy Efficient STT-MRAM	248
<i>Yousra Alkabani, Zach Koopmans, Haifeng Xu, Alex K. Jones, and Rami Melhem</i>	
Hardware Trust through Layout Filling: A Hardware Trojan Prevention Technique	254
<i>Papa-Sidy Ba, Sophie Dupuis, Manikandan Palanichamy, Marie-Lise-Flettes, Giorgio Di Natale, and Bruno Rouzeyre</i>	

Emerging and Post-CMOS Technologies II

Computing in Ribosomes: Performing Boolean Logic Using mRNA-Ribosome System	260
<i>Pratima Chatterjee, Mayukh Sarkar, and Prasun Ghosal</i>	
Efficient Low-Density Parity-Check (LDPC) Code Decoding for Combating Asymmetric Errors in STT-RAM	266
<i>Bohua Li, Yukui Pei, and Wujie Wen</i>	
System Design for In-Hardware STDP Learning and Spiking Based Probabilistic Inference	272
<i>Khadeer Ahmed, Amar Shrestha, Yanzhi Wang, and Qinru Qiu</i>	

Computer Aided Design and Verification II

A Hybrid Algorithm to Conservatively Check the Robustness of Circuits	278
<i>Niels Thole, Görschwin Fey, and Alberto Garcia-Ortiz</i>	
Formal Verification Using Don't-Care and Vanishing Polynomials	284
<i>Cunxi Yu and Maciej Ciesielski</i>	
Routing-Aware Incremental Timing-Driven Placement	290
<i>Jucemar Monteiro, Nima Karimpour Darav, Guilherme Flach, Mateus Fogaça, Ricardo Reis, Andrew Kennings, Marcelo Johann, and Laleh Behjat</i>	

Special Session: Explorations in Energy Efficient Computing from Circuits to Systems

Design and Performance Evaluation of Approximate Floating-Point Multipliers	296
<i>Peipei Yin, Chenghua Wang, Weiqiang Liu, and Fabrizio Lombardi</i>	
Energy-Efficient Design of the Secure Better Portable Graphics Compression	
Architecture for Trusted Image Communication in the IoT	302
<i>Umar Albalawi, Saraju P. Mohanty, and Elias Kougianos</i>	

Energy-Efficient and Secure S-Box Circuit Using Symmetric Pass Gate Adiabatic Logic	308
---	-----

*S. Dinesh Kumar, Himanshu Thapliyal, Azhar Mohammad, Vijay Singh,
and Kalyan S. Perumalla*

Digital Circuit Design and FPGA Based Designs II

Scalable Integer DCT Architecture for HEVC Encoder	314
--	-----

Maher Abdelrasoul, Mohammed S. Sayed, and Victor Goullart

An Improved Approach for the Synthesis of Boolean Functions Using Memristor Based IMPLY and INVERSE-IMPLY Gates	319
---	-----

F. Lalchhandama, Brojo Gopal Sapui, and Kamalika Datta

Adaptive Overclocking and Error Correction Based on Dynamic Speculation Window	325
--	-----

Rengarajan Ragavan, Cedric Killian, and Olivier Sentieys

On-Chip Delay Measurement Circuit for Reliability Characterization of SRAM	331
--	-----

Pankaj Verma, Rohit Halba, Hemant Patel, and Maryam Shojaei Baghini

Analog and Mixed Signal II

Digital LDO with Time-Interleaved Comparators for Fast Response and Low Ripple	337
--	-----

Saurav Maji, Sohail Ahsan, Saurav Maji, Kaushik Roy, and Mrigank Sharad

Design of Low Power 5-Bit Hybrid Flash ADC	343
--	-----

S. M. Mayur, R. K. Siddharth, Y. B. Nithin Kumar, and M. H. Vasantha

An Accurate All CMOS Temperature Sensor for IoT Applications	349
--	-----

Sunil Kumar Maddikatla and Srivatsava Jandhyala

Design of Low-Power High-Gain Operational Amplifier for Bio-Medical Applications	355
--	-----

Sanjay Singh Rajput, Ashish Singh, Ashwani K. Chandel, and Rajeevan Chandel

Poster Session

A Compact Set of Seeds for LFSR-Based Test Generation from a Fully-Specified Compact Test Set	361
---	-----

Irith Pomeranz

Low-Power and High Performance Sinusoidal Clocked Dynamic Circuit Design	367
--	-----

*Raghava Katreepalli, Hemanth Chemanchula, Themistoklis Haniotakis,
and Yiorgos Tsiatouhas*

Approximate Adder with Hybrid Prediction and Error Compensation Technique	373
---	-----

Xinghua Yang, Yue Xing, Fei Qiao, Qi Wei, and Huazhong Yang

SecCheck: A Trustworthy System with Untrusted Components	379
--	-----

Rajshekhar Kalayappan and Smruti R. Sarangi

A Multi-accuracy-Level Approximate Memory Architecture Based on Data Significance Analysis	385
<i>Yuanchang Chen, Xinghua Yang, Fei Qiao, Jie Han, Qi Wei, and Huazhong Yang</i>	
On Area-Efficient Implementation of Data Delays in 7 Series Xilinx FPGAs	391
<i>Marek Parfieniuk and Sang Yoon Park</i>	
Phase-Based Dynamic Instruction Window Optimization for Embedded Systems	397
<i>Tosiron Adegbija and Ann Gordon-Ross</i>	
Skybridge-3D-CMOS: A Vertically-Composed Fine-Grained 3D CMOS Integrated Circuit Technology	403
<i>Mingyu Li, Jiajun Shi, Mostafizur Rahman, Santosh Khasanvis, Sachin Bhat, and Csaba Andras Moritz</i>	
Fault-Tolerant FPGA with Column-Based Redundancy and Power Gating Using RRAM	409
<i>Kibum Lee and S. Simon Wong</i>	
Accurate Synthesis of Arithmetic Operations with Stochastic Logic	415
<i>Ensar Vahapoglu and Mustafa Altun</i>	
A Low-Leakage, Robust ESD Clamp with Thyristor Delay Element in 65 nm CMOS Technology	421
<i>Mahdi Elghazali, Manoj Sachdev, and Ajoy Opal</i>	
Mod (2P-1) Shuffle Memory-Access Instructions for FFTs on Vector SIMD DSPs	426
<i>Sheng Liu, Hanyan Chen, Jianghua Wan, and Yaohua Wang</i>	
Energy Optimization of Racetrack Memory-Based SIMON Block Cipher	431
<i>Suman Deb, Anupam Chattopadhyay, and Hao Yu</i>	
Power-Delay-Area Performance Modeling and Analysis for Nano-Crossbar Arrays	437
<i>Muhammed Ceylan Morgul, Furkan Peker, and Mustafa Altun</i>	
Threshold-Dependent Camouflaged Cells to Secure Circuits Against Reverse Engineering Attacks	443
<i>Maria I. Mera Collantes, Mohamed El Massad, and Siddharth Garg</i>	
On the Design of Ultra-High Density 14nm Finfet Based Transistor-Level Monolithic 3D ICs	449
<i>Jiajun Shi, Deepak Nayak, Motoi Ichihashi, Srinivasa Banna, and Csaba Andras Moritz</i>	
A Real-Time and Energy-Efficient Implementation of Difference-of-Gaussian with Flexible Thin-Film Transistors	455
<i>Nan Wu, Zheyu Liu, Fei Qiao, Qi Wei, Xiaojun Guo, Yuan Xie, and Huazhong Yang</i>	
A Configurable and Lightweight Timing Monitor for Fault Attack Detection	461
<i>Chinmay Deshpande, Bilgiday Yuce, Nahid Farhady Ghalaty, Dinesh Ganta, Patrick Schaumont, and Leyla Nazhandali</i>	

Gate Overdrive with Split-Circuit Biasing to Substitute for Body Biasing in FinFET and UTB FDSOI Circuits	467
<i>Andrew Whetzel and Mircea R. Stan</i>	
Analysis of Switching Energy and Delay for Magnetic Logic Devices	473
<i>Madhav Rao and Neha Oraon</i>	
A 90-nm CMOS Frequency Synthesizer with a Tripler for 60-GHz Wireless Communication Systems	479
<i>Po-Tsang Chen and Ching-Yuan Yang</i>	
A System-Level Exploration of Power Delivery Architectures for Near-Threshold Manycores Considering Performance Constraints	484
<i>Ioannis Stamelakos, Amin Khajeh, Ahmed Eltawil, Gianluca Palermo, Cristina Silvano, and Fadi Kurdahi</i>	
Fault-Tolerant Clock Synchronization with High Precision	490
<i>Attila Kinali, Florian Huemer, and Christoph Lenzen</i>	
STA: A Highly Scalable Low Latency Butterfly Fat Tree Based 3D NoC Design	496
<i>Avik Bose, Prasun Ghosal, and Saraju P. Mohanty</i>	
Leveraging Compiler Support on VLIW Processors for Efficient Power Gating	502
<i>Juan S. P. Giraldo, Luigi Carro, Stephan Wong, and Antonio C. S. Beck</i>	
MINLP Based Power Optimization for Pipelined ADC	508
<i>A. Purushothaman</i>	
Voice Based User-Device Physical Unclonable Functions for Mobile Device Authentication	512
<i>Yunxi Guo and Akhilesh Tyagi</i>	
Taylor Series Based Architecture for Quadruple Precision Floating Point Division	518
<i>Manish Kumar Jaiswal and Hayden K.-H. So</i>	
An Accurate All CMOS Bandgap Reference Voltage with Integrated Temperature Sensor for IoT Applications	524
<i>Sunil Kumar Maddikatla and Srivatsava Jandhyala</i>	
Thermal-Aware Preemptive Test Scheduling for Network-on-Chip Based 3D ICs	529
<i>Kanchan Manna, Chatla Swamy Sagar, Santanu Chattopadhyay, and Indranil Sengupta</i>	
Design Optimization of Register File Throughput and Energy Using a Virtual Prototyping (ViPro) Tool	535
<i>Ningxi Liu and Benton Calhoun</i>	
A Learning-Based Approach to Secure JTAG Against Unseen Scan-Based Attacks	541
<i>Xuanle Ren, R. D. (Shawn) Blanton, and Vitor Grade Tavares</i>	
Using Statistical Models to Improve the Reliability of Delay-Based PUFs	547
<i>Xiaolin Xu, Wayne Burleson, and Daniel E. Holcomb</i>	
Fast Multi-level Test Generation at the RTL	553
<i>Kelson Gent and Michael S. Hsiao</i>	

Architecture Exploration for Energy-Efficient Embedded Vision Applications: From General Purpose Processor to Domain Specific Accelerator	559
<i>Maria Malik, Farnoud Farahmand, Paul Otto, Nima Akhlaghi, Tinoosh Mohsenin, Siddhartha Sikdar, and Houman Homayoun</i>	
DSD: A Dynamic State-Deflection Method for Gate-Level Netlist Obfuscation	565
<i>Jaya Dofe, Yuejun Zhang, and Qiaoyan Yu</i>	
Soft Error Effect Tolerant Temporal Self-Voting Checkers: Energy vs. Resilience Tradeoffs	571
<i>Faris S. Alghareb, Mingjie Lin, and Ronald F. DeMara</i>	
Accurus: A Fast Convergence Technique for Accuracy Configurable Approximate Adder Circuits	577
<i>Vinamra Benara and Suresh Purini</i>	

Student Research Forum

Thermal-Aware Design and Test Techniques for Two-and Three-Dimensional Networks-on-Chip	583
<i>Kanchan Manna, Santanu Chattopadhyay, and Indranil Sengupta</i>	
A Low-Cost Mixed Clock Generator for High Speed Adiabatic Logic	587
<i>Zhou Zhao, Ashok Srivastava, Lu Peng, and Saraju P. Mohanty</i>	
Accelerating Particle Filter on FPGA	591
<i>B. G. Sileshi, J. Oliver, and C. Ferrer</i>	
Soft-Error Tolerant Datapath Synthesis Considering Adjacency Constraint between Components	595
<i>Junghoon Oh and Mineo Kaneko</i>	

System Design and Security IV

Gossip NoC — Avoiding Timing Side-Channel Attacks through Traffic Management	601
<i>Cezar Reinbrecht, Altamiro Susin, Lilian Bossuet, and Johanna Sepúlveda</i>	
Leakage Power Aware Task Assignment Algorithms for Multicore Platforms	607
<i>Gayathri Ananthanarayanan, Smruti R. Sarangi, and M. Balakrishnan</i>	
A Design Space Exploration Methodology for Parameter Optimization in Multicore Processors	613
<i>Prasanna Kansakar and Arslan Munir</i>	

Special Session: Technology-aware Mapping of Algorithm to Architecture for Power, Performance, and Reliability

Reliable Many-Core System-on-Chip Design Using K-Node Fault Tolerant Graphs	619
<i>Zheng Wang, Alessandro Littarru, Emmanuel Ikechukwu Ugwu, Shazia Kanwal, and Anupam Chattopadhyay</i>	
Seamlessly Pipelined Shift-and-Add Circuits Based on Precise Delay Analysis and Its Applications	625
<i>Tso-Bing Juang and Ying-Ren Lee</i>	
On Time Redundancy of Fault Tolerant C-Based MPSoCs	631
<i>Anjana Balachandran, Nandeesh Veeranna, and Benjamin Carrion Schafer</i>	

Emerging and Post-CMOS Technologies III

Cost and Thermal Analysis of High-Performance 2.5D and 3D Integrated Circuit Design Space	637
<i>Dylan Stow, Itir Akgun, Russell Barnes, Peng Gu, and Yuan Xie</i>	
Memristor-Based Discrete Fourier Transform for Improving Performance and Energy Efficiency	643
<i>Ruizhe Cai, Ao Ren, Yanzhi Wang, and Bo Yuan</i>	
Device Circuit Co Design of FEFET Based Logic for Low Voltage Processors	649
<i>Sumitha George, Ahmedullah Aziz, Xueqing Li, Moon Seok Kim, Suman Datta, John Sampson, Sumeet Gupta, and Vijaykrishnan Narayanan</i>	

Special Session: Scalable Design Approach

A Scalable Design Approach to Efficiently Map Applications on CGRAs	655
<i>Satyajit Das, Thomas Peyret, Kevin Martin, Gwenolé Corre, Mathieu Thevenin, and Philippe Coussy</i>	
SoC, NoC and Hierarchical Bus Implementations of Applications on FPGAs Using the FCUDA Flow	661
<i>Tan Nguyen, Yao Cheny, Kyle Rupnow, Swathi Gurumani, and Deming Chen</i>	
Area Efficient Hardware Architecture for Implicitly-Defined Complex Events Processing	667
<i>Mohammad Tahghighi, Wei Zhang, and Sharad Sinha</i>	

Computer Aided Design and Verification III

Design Space Exploration of FinFETs with Double Fin Heights for Standard Cell Library	673
<i>Chi-Hung Lin, Chia-Shiang Chen, Yu-He Chang, Yu-Ting Zhang, Shang-Rong Fang, Santanu Santra, and Rung-Bin Lin</i>	
Multiple-Bit-Flip Detection Scheme for a Soft-Error Resilient TCAM	679
<i>Infall Syafalni, Tsutomu Sasao, and Xiaoqing Wen</i>	
A Comparative Study of Si/Ge and GaSb/InAs Tunnel FET-Based Cellular Neural Network	685
<i>Amit Ranjan Trivedi and Susmita Dey Manasi</i>	

Digital Circuit Design and FPGA Based Designs III

A Dual-Threshold Voltage Approach for Timing Speculation in CMOS Circuits	691
<i>Xiaowen Wang and William H. Robinson</i>	
Multi Clock Flooded LDPC Decoding Architecture with Reduced Memory and Interconnect	697
<i>Oana Boncalo and Ioana Mot</i>	
The Impact of Heterogeneity on a Reconfigurable Multicore System	701
<i>Rafael Fão de Moura, Jeckson Dellagostin Souza, Luigi Carro, Antonio Carlos Schneider Beck, and Mateus Beck Rutzig</i>	

Digital Circuit Design and FPGA Based Designs IV

A Pruning Technique for B&B Based Design Exploration of Approximate Computing Variants	707
<i>Mario Barbareschi, Federico Iannucci, and Antonino Mazzeo</i>	
Stochastic-Based Convolutional Networks with Reconfigurable Logic Fabric	713
<i>Mohammed Alawad and Mingjie Lin</i>	
A Ternary-Valued, Floating Gate Transistor-Based Circuit Design Approach	719
<i>Monther Abusultan and Sunil P. Khatri</i>	

Testing, Reliability, and Fault-Tolerance II

Quantification of Sense Amplifier Offset Voltage Degradation due to Zero-and Run-Time Variability	725
<i>Innocent Agbo, Mottaqiallah Taouil, Said Hamdioui, Pieter Weckx, Stefan Cosemans, Praveen Raghavan, Francky Catthoor, and Wim Dehaene</i>	
Improving the Functional Test Delay Fault Coverage: A Microprocessor Case Study	731
<i>A. Touati, A. Bosio, P. Girard, A. Virazel, P. Bernardi, and M. Sonza Reorda</i>	

Joint Soft-Error-Rate (SER) Estimation for Combinational Logic and Sequential Elements	737
<i>Ji Li and Jeffrey Draper</i>	
Author Index	743