2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2016)

Singapore
18-21 July 2016

IEEE Catalog Number: CFP16777-POD
ISBN: 978-1-4673-8260-1

Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP16777-POD
ISBN (Print-On-Demand): 978-1-4673-8260-1
ISBN (Online): 978-1-4673-8259-5
ISSN: 1946-1542

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Technical Papers

Session 1	**Exchange Papers**
Chair	S.H. Goh / Globalfoundries, Singapore
Date/Time	11:40 – 12:45
Venue/Room	Plenary Room (Jasmine 3812 – 3813 and 3912 – 3913)

- **Visible Light LVP on Bulk Silicon Devices**
  J. Beutler
- **Effects of Buffer Compensation Strategies on the Electrical Performance and RF Reliability of AlGaN/GaN HEMTs**
  D. Bisi

Session 2	**Advanced Fault I Solution I**
Chair	C. Boit / TU Berlin, Germany
Date/Time	13:45 – 14:50 hrs
Venue/Room	Plenary Room (Jasmine 3812 – 3813 and 3912 – 3913)

- **Voltage Choosing of OBIRCH for Finger Metal Structure** 1
  LinMeng Yang, Bobby Chan, Gang Qian, LiLung Lai and Rui Fang_Fang
- **Dynamic Digital Modulation Thermal Measurement for Package Fault Isolation** 5
  Aparna Mohan, Wen Qiu, Bernice Zee, R. A. Falk and Tram Pham
- **Detection of Solder Bump Marginal Contact Resistance Degradation using 4-Point Resistance Measurement Method 11**
  Moon Seungje, D. Nagalingam, A. C. T. Quah, G. B. Ang, H. P. Ng, Angela Teo, N. Y. Xu, Z. H. Mai and J. Lam

Session 4	**Failure Analysis Case Studies I**
Chair	A.C.T. Quah / Globalfoundries, Singapore
Date/Time	16:25 – 17:50 hrs
Venue/Room	Plenary Room (Jasmine 3812 – 3813 and 3912 – 3913)

- **Understanding Testing for Dynamic Fault Isolation of Microprocessors [Invited]** 17
  Venkat Krishnan Ravikumar
- **Localization Techniques for Finding Embedded Defects in Stacked Die Package** 22
  Lai-Seng Yeoh, Kok-Cheng Chong and Susan Li
- **Sleep Mode IDDQ Failure Analysis in 28nm Mobile Application** 26
  Gang Qian, Parker Miao and SoonFatt Ng
- **Case Study of Flash Memory Failure Analysis for Page Erase Fail** 29
  M. Guo, M. Masuda, Y. Che, C. Y. Qi, X. Z. Wang, X. C. Li, R. Chen, H. R. Di and L. Shan

Session 6A	Front-End of Line (FEOL) Reliability I
Chair	N. Raghavan / Singapore University of Technology and Design, Singapore
Date/Time	08:25 – 10:10 hrs
Venue/Room	Parallel Session Room 2 (Jasmine 3811 and 3911)

- **Recent Advances of RTN Technique Towards the Understanding of the Gate Dielectric Reliability in Trigate FinFETs [Invited]** 33
  Steve S. Chung
- **Experimental Techniques on the Understanding of the Charge Loss in a SONOS Nitride-storage Nonvolatile Memory 38**
  E. R. Hsieh, H. T. Wang, Steve S. Chung, Wayne Chang, S. D. Wang and C. H. Chen
- **Dynamic NBTI Simulation Coupling with Self-Heating Effect in SOI MOSFETs** 43
  Xiangbin Li, Chenyue Ma, Lining Zhang, Fu Sun, Xinnan Lin and Mansun Chan
- **Challenges and Improvement of Reliability in Advanced Wafer Level Packaging Technology [Invited]** 47
  Seung Wook Yoon

Session 6B	Failure Analysis Case Studies II
Chair	V. K. Ravikumar / Advanced Micro Devices, Singapore; Singapore University of Technology and Design, Singapore
Date/Time	08:25 – 10:10 hrs
Venue/Room	Parallel Session Room 1 (Jasmine 3812 – 3813 and 3912 – 3913)

- **Combinational Logic Analysis Case Studies using Laser Voltage Probing** 51
  Winson Lua, Gopinath Ranganathan, Venkat Krishnan Ravikumar and Angeline Phoa
- **Determining the Root Cause of a Neighbouring-Cell-Interaction-Induced Latch-Up Failure Event** 55
  H. W. Ho, Wendy W. Y. Lau, S. H. Goh, B. L. Yeoh, M. Seungje, R. He and Jeffrey Lam
- **Nanoprobing on the SRAM Static Noise Margin (SNM) Soft Fail Analysis** 60
  C. Q. Chen, P. T. Ng, Francis Rivai, Y. Z. Ma, P. K. Tan, H. Tan, Jeffery Lam and Z. H. Mai
- **Simulation Assisted Uncovering and Understanding of Complex Failures in 28nm Microprocessor Devices** 64
  Dnyan Khatri, Vinod Narang, Mun Yee Ho, Komal Pandey and Ran Yu
- **Failure Analysis on Corrosion Induced Cu-Al Bond Failures** 69
  Xuanlong Chen and Liyuan Liu

Session 7A	**Front-End of Line (FEOL) Reliability II**
Chair	N. Raghavan / Singapore University of Technology and Design, Singapore
Date/Time	10:30 – 11:35 hrs
Venue/Room	Parallel Session Room 2 (Jasmine 3811 and 3911)

Electrostatic Discharge (ESD) and Electrical Overstress (EOS) — The State of the Art for Methods of Failure Analysis, and Testing in Components and Systems [Invited] 73
Steven H. Voldman

Field-dependent Degradation Mechanisms in GaN-based HEMTs [Invited] 77
M. Meneghini, G. Meneghesso, I. Rossetto, J. Bartholomeus, F. Rampazzo, C. De Santi, D. Bisi and E. Zanoni

Session 7B	**Advanced Physical Failure Analysis Techniques I**
Chair	A. Street / Huawei Technologies, China
Date/Time	10:30 – 11:35 hrs
Venue/Room	Parallel Session 1 (Jasmine 3812 – 3813 and 3912 – 3913)

Improvement of Top-down Delayering Techniques on Advanced Technology Nodes 81
Tomáš Hrnčíř, Huei Hao Yap, Efrat Moyal and Janet Teshima

Chemical Analysis of Semiconductor Devices using TEM Energy-dispersive X-ray Spectroscopy (EDS) and Electron Energy-loss Spectroscopy (EELS) 86
Jie Zhu, Yi Qiang Shen and Si Ping Zhao

Automatic Processing Scheme for Low Laser Invasiveness Electro Optical Frequency Mapping Mode 94
A. Boscaro, S. Jacquir, K. Sanchez, H. Terada, P. Perdu and S. Binczak

Session 8	**Lunch, Poster Session, Art Of Fa Photo Contest**
Date/Time	11:35 – 14:00 hrs
Venue/Room	Lunch Room (Jasmine 3806 and 3906)

Fuse Trim Links Physical Analysis Methodology 100
Andrew Catudio Sabate, Norazfar Nordin and Benedict Jimenez

Automotive Customer Returns Tilted Die Resolution 105
Andrew C. Sabate, Azhar Hamid and Dineshwaran Naidu Gunalan

Time-of-Flight Secondary Ion Mass Spectrometry Profiling for Arsenic in Silicon Dioxide Matrix 109
Han Wei Teo, Yun Wang, Zhi Qiang Mo and Si Ping Zhao

Advanced Coating Techniques for Photoresist TEM Sample Preparation 112
Elizabeth Sebastian a , Irene Tee, Yiqiang Shen, Kok Wah Lee, Lai Kuan Tam, Jie Zhu and Siping Zhao

BGA Packaged IC Sample Preparing for Electrical Failure Analysis 116
Quande Zhang, Yi Che, Jinglong Li and Binghai Liu

High-Throughput Sample Preparation Method for Cu Pillar FCQFN 120
Ke-Ying Lin, Wenjing Wang and Sharon Chen

Case Study of Leakage/Short on PCB After Biased-HAST 124
Ke-Ying Lin and Sharon Chen

Physical Characterization and Sample Preparation for MEMS Devices 128
S. Lee, P. C. Ang, Z. Q. Mo and S. P. Zhao

Addressing the Sample Preparation Challenges in Failure Analysis of Wafer Level Chip Scale Package Mounted Inside a Customer Camera Module 132
Jason H. Lagar and Rudolf A. Sia

Surface Elemental Quantification of Au-Pd Pre-Plated Leadframe By Means of X-ray Photoelectron Spectroscopy 136
Y. Y. Kee, S. R. Esa, B. A. Rahim and W. A. W. Ismail

Study on Copper Diffusion Barrier Materials by Time-of-Flight Secondary Ion Mass Spectrometry (ToF-SIMS) 140
Yun Wang, Han Wei Teo, Kian Kok Ong, Zhi Qiang Mo and Si Ping Zhao

Novel TEM Applications to Characterize Through-Silicon vias 144
S. Y. Chen a , C. C. Lin and C. L. Hsieh

Sample Preparation Technique for the Revelation of a Semiconductor Dopant using an FE-SEM 148
Takeshi Sunaoshi, Shuichi Takeuchi, Atsushi Kamino, Masahiro Sasajima and Hiroyuki Ito

Failure Analysis Defect Localization of a Metal Stringer Defect on a Monolithic Step-Up DC-DC Converter 152
Rowin V. Galarce, Francis Nikolai Lupena, Benedict Jimenez and Siew Mei Teo

FBGA 55nm SOC PLL Failure Analysis through OBIRCH 157
Lau Kok Heng and Liew Chiun Ning

Resolution of Missing Silicide Layer on P-type MOSFET Caused by Water Droplet 161
Siew Mei Teo, Khairul Aiman Md Yusof and Noorsyuhada Hat

Fast and Efficient Method to Detect Probe Mark and Wire Bond Induced Pad Damage 165
Jethro Tan, Gary H. G. Chan and W. F. Kho

Failure Investigation of a Die Crack on a CMOS Low Dropout Regulator Device 169
Francis Nikolai Lupena, Siew Mei Teo and Rowin Galarce

Failure Analysis on IDDQ Negative Current Issue 173
Ismail Hashim

Measuring of Phosphorous in Silicon Wafers by VPD-ICPMS 178
Hwee Hong Eng, Wei Teck Yeo, Eddie Er and Si Ping Zhao

IGBT Collector-Emitter Failure Mechanism 180
S. S. Lee, W. K. Tham and C. K. Ang

Wear-out Failure Modes and Mechanism Analysis of Self-Ballasted LED Lamps via After-Sale Service Data 185
Y. G. Yoon, J. P. Hyung, U. H. Jeong, S. I. Chan and J. S. Jang

Open/Resistive Defect Localization using OBIRCH Technique 189
Song Jinrong, Fan Diwei, Wang Winter, Wen Gaojie, Tian Li and Qi Changyan

Logic Circuit Analysis and TEM Inspection of IDDQ Logic Leakage 193
Ang Chung Keow and Yong Foo Khong

Fault Isolation of Die Level Crystal Defect Failure Mechanism Through OBIRCH Analysis and Micro-probing 197
N. S. Lee and F. K. Yong

Gate Oxide Defect Localization by using Passive Voltage Contrast with High Energy Incident Beam 201
Ming He, Oliver Guo, Sean Wang, Peter Li, Mark Zhang, Kary Chien and XiangFu Zhao

Application of MOSFET Characteristic Measurement for Electrical Isolation of Open Defect on Device Level in Failure Analysis 205
Li Tian, Xuejian Qian, Gaojie Wen, Jinrong Song, Hao Zhang, Diwei Fan and Dong Wang

DdProber : Self-sensing AFM type Nano-prober 208
R. Shioda, Y. Amano, K. Ikezawa, Y. Nakamura and T. Kasahara

Advanced Fault Isolation Techniques for 3D Packaging 212
Y. Chen, P. Lai and Q. Shi

High Resolution 3D X-ray Microscopy for Streamlined Failure Analysis Workflow 216
C. Y. Liu, P. S. Kuo, C. H. Chu, Allen Gu and Jin Yoon

Failure Defect Modeling — An Effective Failure Analysis Simulation Tool 220
Raymond Mendaros, Arnulfo Evangelista and Jerome Paghasian

Simulation Assisting EMMI Technical to Locate Defect on Capacitor in Integrated Circuit Failure Analysis 227
Gaojie Wen, Li Tian, Diwei Fan, Jinrong Song, Jun Ren, Dong Wang and Xiaocui Li

Combining Current Imaging, EBIC/EBAC, and Electrical Probing for Fast and Reliable in situ Electrical Fault Isolation 231
Stephan Kleindiek, Klaus Schock, Andreas Rummel, Michael Zschornack, Pascal Limbecker, Andreas Meyer and Matthias Kemmler

The Application of Pulse IV Function in Nano-Prober System 235
Yu Te Lee, Jeng Hung Pan, Zenniss Huang, Shih Yuan Liu, Yu Pang Chang and Jian Chang Lin

Failure Analysis of LSI Interconnection by Terahertz Time-Domain Reflectometry 238
Masaichi Hashimoto, Takanori Okada, Shigeki Nishina, Tsuyoshi Ataka, Makoto Shinohara, Yasuhide Maehara, Akiyoshi Irisawa and Motoki Imamura

Dislocation Analysis in STI Structure of Flash Memory by Advanced 3D TEM Sample Preparation Approach 241
Chun-Hung Lin, Hsin-Cheng Hsu, Wei-Ming Hsiao, Chiu-Ru Guey, Chun-Ru Chan, Huai-San Ku, Dun-Fan Zhuang, Bang-Ying Chen, Ru-Hui Lin, Pe-Lin Hsu, Ko-Chun Lee, Sophia Chung, Chin-Chih Yeh, N.-T. Lian, Ta-Hone Yang and K.-C. Chen

Three-Dimensional AES of Segregated Materials on a Gold Pad 244
Tatsuya Uchida, Akihiro Tanaka, Kenichi Tsutsumi and Nobuyuki Ikeo

Barrier Height Reconfiguration of Graphene/ZnO:N Barristor using Ferroelectric Polymer 248
K. H. Seo, J. H. Yang, J. A. Yoo, H. J. Hwang, K. E. Chang, C. H. Shim, S. K. Lee, C. Cho, Y. J. Kim and B. H. Lee

Effect of Formation Temperature on Quality of Gate Dielectric on Germanium Substrate 252
Erh-Jye Wei, Bing-Yue Tsui and Pin-Jiun Wu

A Study on Device Robustness with Integrated Effects from Low parts-per-billion Level of Metallic Elements in Wafer Cleaning Process Chemicals 256
K. H. Raymond Tan, P. L. Emily Liew, Chai Chin Chin and C. Y. Joanne Wong

BTI Lifetime Reliability of Planar MOSFET Versus FinFET for 16 nm Technology Node 262
Mohamed Mounir Mahmoud and Norhayati Soin

Performance of 7nm Stress-Engineered nFinFETs based on Stress Consideration for Different Channel Material 267
N. A. F. Othman, S. F. Wan Muhammad Hatta and N. Soin

Film-Profile-Engineered IGZO Thin-Film Transistors with Gate/Drain Offset for High Voltage Operation 272
Ming-Hung Wu, Horng-Chih Lin, Pei-Wen Li and Tiao-Yuan Huang

Effect of Grade Doping Buffer Layer on SEE Failure in VDMOSFET 276
Yunpeng Jia, Ling Peng, Hongyuan Su, Dongqing Hu and Yu Wu

Effect of Thickness on Microstructure and Texture in Cu Thin Films for Interconnects 280
L. Chen

Abrasive Wear Mechanism of Nickel Plating in Contact to Polyethylene Terephthalate Plastic(PET) 284
Chong Kam Meng, Subodh Dubey and Yogesh Kumar Srivastava

Exploration of Electromigration and Joule Heating Effect Associated with Un-silicided N+ Poly 289
X. F. Zhao, M. Zhang and W. T. Chien

Defect Detection Method using Statistical Image Processing of Scanning Acoustic Tomography 293
Kaoru Sakai, Osamu Kikuchi, Kaoru Kitami, Masamichi Umeda and Shigeru Ohno

Evaluation of Fan-Out Wafer Level Package Strength by Three-Point Bending Testing 297
C. Xu, Z. W. Zhong and W. K. Choi

Mitigation of Thin Wafer Handling Issues in TSV (Through Silicon Via) Fabrication for Advanced Packaging Applications 301
V. N. Sekhar, Ren Qin and Sunil Wickramanayaka

Session 10A	**Back-End of Line (BEOL) Reliability I**
Chair	C. L. Gan / Nanyang Technological University
Date/Time	14:00 – 16:05 hrs
Venue/Room	Parallel Session Room 2 (Jasmine 3811 and 3911)

Size Effects in the Advanced Through-Silicon Via (TSV) Interconnect Schemes for 3D IC [Invited] N/A
Arief Suriadi Budiman

Long-term Reliability of Lead-free Electronic Systems 305
Guru Prasad Pandian, Gopala Krishnan Ramaswami, Melinda Hodkiewicz, Edward Cripps and Michael Pecht

Asymmetric Low Temperature Bonding Structure using Ultra-thin Buffer Layer Technique for 3D Integration 312
Hao-Wen Liang, Ting-Yang Yu, Yao-Jen Chang and Kuan-Neng Chen

Failure Mechanisms in Encapsulated Copper Wire-Bonded Devices 316
Subramani Manoharan, Gopal Krishnan Ramaswami, F. Patrick McCluskey and Michael G. Pecht

Key Enablers for 3D/2.5D Integration – Material, Process and Reliability [Invited] N/A
Tan Chuan Seng

Session 10B	**Sample Preparation, Metrology and Defect Characterization I**
Chair	L. Tang / Institute of Microelectronics, Singapore
Date/Time	14:00 – 15:45 hrs
Venue/Room	Parallel Session Room 1 (Jasmine 3812 – 3813 and 3912 – 3913)

Imaging of Strain from Deep Trenches using X-Ray Diffraction Imaging (XRDI) 321
J. P. Gambino, Y. Watanabe, Y. Kanuma, B. Greenwood, D. Price, A. Suwhanov, S. Hose and O. Whear

Recovering Contacting Interfaces in Packaging and in Semiconductor Devices: Mechanisms and How to Handle them in Analysis 326
Peter Jacob, Christina Pecnik, Giovanni Nicoletti and Rolf Broennimann

Application of SLAT Methodology in Bond Pad Process Evaluation for Sidewall Polymer Removal 332
Yanjing Yang, Xintong Zhu, Ramesh Rao Nistala, Suhas Vasant Shaha, Vincent Chai, Santosh Kumar Pani, Pandurangan Madhavan, Koesun Pak, Si Ping Zhao and Jinsong Xu

Comprehensive Physical and Chemical Characterization of the Galvanic Corrosion Induced Failures 335
Yixin Chen, Younan Hua, Bing Sheng Khoo, Henry Leong, Vanie Bagulbagul, Yansong Wang, Yanlin Pan, Eason Chan, Maohua Chen, Jing Yuan Wang, Yue Shen, Zilu Niu, Jun Xian Goh, Erika Therese S. Abella and Xiaomin Li

A Method to Simulate Fluorine Outgas and Al Bond Pad Corrosion in Wafer Fab 340
Yanjing Yang, Xintong Zhu, Ramesh Rao Nistala, Siping Zhao and Jinsong Xu

Session 11A	**Back-End of Line (BEOL) Reliability I**
Chair	J. Gambino / ON Semiconductor, USA
Date/Time	16:25 – 17:40 hrs
Venue/Room	Parallel Session Room 2 (Jasmine 3811 and 3911)

Electrostatic Discharge (ESD) Protection in 28-nm CMOS Technology and Beyond: Status and Challenges [Invited] N/A
Juin J. Liou

Reliability and Risk Assessment from Accelerated Test Result and Field Modeling: Delamination Issue Case Study for Automotive Analog Parts and Sensors 344
Corinne Bergès, Adeline Feybesse and Wan Abdul Rahman Othman

A Thermo Mechanical Finite Element Modeling Approach to Solving Stress Induced Passivation Failures 350
Fahad Mirza, E. E. Jan Khor, Fook Hong Lee, C. S. Premachandran, Wanbing Yi, Juan Boon Tan, Carole Graas and Patrick Justison

Session 11B	**Advanced Physical Failure Analysis Techniques II**
Chair	A. Street / Huawei Technologies, China
Date/Time	16:25 – 17:40 hrs
Venue/Room	Parallel Session Room 1 (Jasmine 3812 – 3813 and 3912 – 3913)

Two-photon Laser-assisted Device Alteration in CMOS Integrated Circuits using Linearly, Circularly and Radially Polarised Light [Invited] N/A
Derryck T. Reid

Developments in SPM Technologies for Semiconductor Failure Analysis 356
Wanxin Sun

Proposal of Local Deep Level Transient Spectroscopy using Super-Higher-Order Scanning Nonlinear Dielectric Microscopy and 2-Dimensional Imaging of Trap Distribution in SiO_2/SiC Interface 360
Norimichi Chinone, Ryoji Kosugi, Yasunori Tanaka, Shinsuke Harada, Hajime Okumura and Yasuo Cho

Session 12	**Advanced Fault Isolation II**
Chair	S. H. Goh / Globalfoundries, Singapore
Date/Time	08:55 – 10:40 hrs
Venue/Room	Parallel Session Room 1 (Jasmine 3812 – 3813 and 3912 – 3913)

From IC Debug to Hardware Security Risk: The Power of Backside Access and Optical Interaction [Invited] 365
C. Boit, S. Tajik, P. Scholz, E. Amini, A. Beyreuther, H. Lohrke and J. P. Seifert

Differential C-AFM System for Semiconductor Failure Analysis 370
Xinhua Zheng, Yu Thi Han, Pei Hong Seah, Guan Siong Lee and Kheaw Chung Chng

Innovative Fault Isolation Analysis Technique to Identify Failure Mechanism on Recovering Device Failure 374
Izhar Helmi Ahmad, Anton Van Alferez and Yusnani Muhamad Yusof

Logics of Failure Analysis: 20 years of Rules of the Rue Morgue [Invited] 379
G. Mura a and M. Vanzi

Session 13	**Front-End of Line (FEOL) Reliability III**
Chair	N. Raghavan / Singapore University of Technology and Development, Singapore
Date/Time	11:00 – 12:15 hrs
Venue/Room	Parallel Session Room 1 (Jasmine 3812 – 3813 and 3912 – 3913)

A Review on Degradation Physics of High Power LEDs in Outdoor Applications [Invited] 383
Cher Ming Tan and Preetpal Singh

Nanoscale Homogeneity and Degradation Process of Two Dimensional Atomically Thin Hexagonal Boron Nitride Dielectric Stacks 387
Yanfeng Ji, Chengbin Pan, Fei Hui, Yuanyuan Shi, Lanlan Jiang, Na Xiao, Enric Grustan-Gutierrez, Luca Larcher and Mario Lanza

The Statistics of Set Time of Oxide-based Resistive Switching Memory 392
Meiyun Zhang, Shibing Long, Guoming Wang, Zhaoan Yu, Yang Li, Dinglin Xu, Hangbing Lv, Qi Liu, Enrique Miranda, Jordi Suñé and Ming Liu

Session 14	**Failure Analysis Case Studies III**
Chair	A.C.T. Quah / Globalfoundries, Singapore
Date/Time	13:15 – 14:20 hrs
Venue/Room	Parallel Session Room 1 (Jasmine 3812 – 3813 and 3912 – 3913)

Failure Analysis of Power Integrated Modules and its Challenges 395
E. J. De La Cruz, N. T. Yusof, W. Y. Wong and N. I. Mohd Arifen

Fast Backside Fault Isolation for Parametric Issue in Ball Grid Array (BGA) Packages by Selective Area Thinning 400
Foo Loke Sheng, Lee Weng Hong and Wan Abdul Rahman Othman

Strategies to Determine Failure Mechanism of Devices that Recovered During Analysis 404
L. T. Tan, C. H. Liew, Akeel Nazakat, Jethro Tan and W. F. Kho

Session 15	**Sample Preparation, Metrology and Defect Characterization II**
Chair	L. Tang / Institute of Microelectronics, Singapore
Date/Time	14:40 – 16:55 hrs
Venue/Room	Parallel Session Room 1 (Jasmine 3812 – 3813 and 3912 – 3913)

Reliability and Failure Analysis of MEMS/NEMS Switches[Invited] 408
Chengkuo Lee

Failure Analysis on MEMS Resonator Device in Wafer Fabrication 414
H. P. Ng, N. Y. Xu, Angela Teo, G. B. Ang, A. C. T. Quah, Dayanand, C. Q. Chen, Z. H. Mai and J. Lam

Auger Method to Characterize Metal Oxides on Titanium Tungsten Barrier Layer for Copper Pad 418
Wan Tatt Wai, Yong Foo Khong, Zakaria Nurhanani and Faiss Simon

Study on Fab Environment Induced Al and Cu Metal Corrosion by TEM Failure Analysis 422
Binghai Liu, Zhihong Mai, Jeffrey Lam, Zhao Yuzhe and Tan Pik Kee

Decapsulation of Copper Wire Devices with High Tg Mold Compound using Microwave Induced Plasma 427
J. Tang, J. Wang, T. H. Tan, M. Endo, K. M. Ng, L. C. Lee and C. I. M. Beenakker

Optimized Trapezoid FIB Sample Preparation Method for Dielectric Nanocharacterization 433
C. Guedj and E. Martinez