

2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2016)

**Beijing, China
18-20 July 2016**



**IEEE Catalog Number: CFP16DTD-POD
ISBN: 978-1-4673-8927-3**

**Copyright © 2016, Association for Computing Machinery (ACM)
All Rights Reserved**

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16DTD-POD
ISBN (Print-On-Demand):	978-1-4673-8927-3
ISBN (Online):	978-1-4503-4330-5
ISSN:	2327-8218

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Technical Papers

Session 1	Circuit Design for Emerging Technologies
Date/Time	Monday, 18 July 2016 / 11:00 – 12:15

- 009 Dual Reference Sensing Scheme with Triple Steady States for Deeply Scaled STT-MRAM 1**
He Zhang, Wang Kang, Tingting Pang, Weifeng Lv, Youguang Zhang and Weisheng Zhao
- 004 Capacitor based Sneakpath Compensation Circuit for Transistor-less ReRAM Architectures 7**
A. Levisse, B. Giraud, J.P. Noë l, M. Moreau and J.M. Portal
- 013 TFET NDR Skewed Inverter Based Sensing Method 13**
Navneet Gupta, Adam Makosiej, Andrei Vladimirescu, Amara Amara, Sorin Cotofana and Costin Anghel

Session 2	Tolerant architectures and Synthesis Methods
Date/Time	Monday, 18 July 2016 / 13:45 – 14:45

- 008 Inversion Optimization in Majority-Inverter Graphs 15**
Eleonora Testa, Mathias Soeken, Odysseas Zografos, Luca Amaru, Praveen Raghavan, Rudy Lauwereins, Pierre-Emmanuel Gaillardon and Giovanni De Micheli
- 028 A Compare-and-Select Error Tolerant Scheme for Nonvolatile Processors 21**
Zhibo Wan, Rui Huay, Yongpan Liu and Huazhong Yang
- 026 np-ECC: Nonadjacent Position Error Correction Code for Racetrack Memory 23**
Xiaoyang Wang, Chao Zhang, Chao Zhang and Guangyu Sun

Special Session	Poster Pitch
Date/Time	Monday, 18 July 2016 / 14:45 – 15:30

- 042 Towards Automatic Thermal Network Extraction in 3D ICs 25**
Mingyu Li, Jiajun Shi, Mostafizur Rahman, Santosh Khasanvis, Sachin Bhat and Csaba Andras Moritz
- 037 Design of Approximate Redundant Binary Multipliers 31**
Tian Cao, Weiqiang Liu, Chenghua Wang, Xiaoping Cui and Fabrizio Lombardi
- 032 Error Correction Code Protected Data Processing Units 37**
N. Cucu Laurenciu, T. Gupta, V. Savin and S.D. Cotofana
- 029 Synthesizing HDL to Memristor Technology: A Generic Framework 43**
H.A. Du Nguyen, Lei Xie, Mottaqiallah Taouil, Said Hamdioui, Koen Bertels
- 023 Energy Management on DVS based Coarse-Grained Reconfigurable Platform 49**
Peng Ouyang, Shouyi Yin, Chunxiao Xing, Leibo Liu and Shaojun Wei

- 022 SSO-LSM: A Sparse and Self-Organizing Architecture for Liquid State Machine Based Neural Processors 55**
Yingyezhe Jin, Yu Liu and Peng Li
- 020 Nonvolatile Online CMOS Trimming with Magnetic Tunnel Junctions 61**
Sumit Dutta, Michael Price and Marc A. Baldo
- 019 Combining a Volatile and Nonvolatile Memristor in Artificial Synapse to Improve Learning in Spiking Neural Networks 67**
Mahyar Shahsavari, Pierre Falez and Pierre Boulet
- 017 Evaluation of Spin-Hall-assisted STT-MRAM for Cache Replacement 73**
Liang Chang, Zhaohao Wang, Yuqian Gao, Wang Kang, Youguang Zhang and Weisheng Zhao
- 015 A Supply Voltage-Dependent Variation Aware Reliability Evaluation Model 79**
Bo Yang, Emanuel Popovici, Michael Alan Quille, Andreas Amann and Sorin Cotofana
- 012 MECRO: A Local Processing Computer Architecture Based on Memristor Crossbar 85**
Lei Xie and Muhammad Adib Bin Haron
- 011 Mosaic: A Scheme of Mapping Non-Volatile Boolean Logic on Memristor Crossbar 91**
Lei Xie
- 010 Synthesis of Memristive Circuits Based on Stateful Imply Gates Using an Evolutionary Algorithm with a Correction Function 97**
Xiaoxiao Wang, Robin Tan and Marek Perkowski

Session 3	Spintronic Multicontext Architectures
Date/Time	Monday, 18 July 2016 / 16:45 – 17:20

- 034 Multi-Context Non-volatile Content Addressable Memory Using Magnetic Tunnel Junctions 103**
Erya Deng, Lorena Anghel, Guillaume Prenat and Weisheng Zhao
- 021 A Memristor-based Compressive Sensing Architecture 109**
Fengyu Qian, Yanping Gong, Guoxian Huang, Kiarash Ahi, Mehdi Anwar and Lei Wang
- 025 Accelerate Context Switch by Racetrack-SRAM Hybrid Cells 115**
Weiqi Zhang, Chao Zhang and Guangyu Sun

Session 4	Using Stochasticity and Randomness
Date/Time	Tuesday, 19 July 2016 / 08.30 – 09.50

- 038 Sleep Stage Classification with Stochastic Bayesian Inference 117**
L. E. Calvet, J. S. Friedman, D. Querlioz, P. Bessière and J. Droulez
- 014 A Novel Circuit Design of True Random Number Generator Using Magnetic Tunnel Junction 123**
You Wang, Hao Cai, Jacques-Olivier Klein, Jianlei Yang and Weisheng Zhao

- 016 An STT-MRAM Based Strong PUF 129**
Soroush Khaleghi, Paolo Vinella, Soumya Banerjee and Soumya Banerjee

Session 5	All Spin Logic
Date/Time	Tuesday, 19 July 2016 / 09:50 – 10:50

- 031 Improved Circuit Model for All-Spin Logic 135**
Meshal Alawein and Hossein Fariborzi
- 043 Ultra-Low Power All Spin Logic Device Acceleration Based on Voltage Controlled Magnetic Anisotropy 141**
Zhizhong Zhang, Yue Zhang, Lei Yue, Li Su, Yichuan Shi, Youguang Zhang and Weisheng Zhao
- 041 A Spin Hall Effect-Based Multi-Level Cell for MRAM 143**
Qian Shi, Zhaohao Wang, Yuqian Gao, Liang Chang, Wang Kang, Youguang Zhang and Weisheng Zhao

Session 6	3D
Date/Time	Tuesday, 19 July 2016 / 11:15 – 12:00

- 046 Routability in 3D IC Design: Monolithic 3D vs. skybridge 3D CMOS 145**
Jiajun Shi, Mingyu Li, Santhosh Khasanvi, Mostafizur Rahman and Csaba Andras Moritz
- 047 Fine-Grained 3-D CMOS Concept using Stacked Horizontal Nanowire 151**
Naveen Kumar Macha, Md Arif Iqbal and Mostafizur Rahman

Session 7	In-Memory Computing
Date/Time	Tuesday, 19 July 2016 / 13:30 – 15:05

- 024 Low Power In-Memory Computing Platform with Four Terminal Magnetic Domain Wall Motion Devices 153**
Deliang Fan
- 018 Approximate In-Memory Hamming Distance Calculation with a Memristive Associative Memory 159**
Mohammad M. A. Taha, Walt Woods and Christof Teuscher
- 030 Skeleton-Based Design and Simulation Flow for Computation-In-Memory Architectures 165**
Jintao Yu, Razvan Nane, Adib Haron, Said Hamdioui, Henk Corporaal and Koen Bertels
- 001 Memory Processing Unit for In-Memory Processing 171**
Rotem Ben Hur and Shahar Kvatinsky

Session 8	Neuronal and Learning Approaches
Date/Time	Tuesday, 19 July 2016 / 15:05 – 16:15
036	Stochastic Spintronic Device based Synapses and Spiking Neurons for Neuromorphic Computation 173 <i>Deming Zhang, Lang Zeng, Youguang Zhang, Weisheng Zhao and Jacques Olivier Klein</i>
049	A Memristor Network with Coupled Oscillator and Crossbar Towards L2-norm Based Machine Learning 179 <i>Leibin Ni, Hantao Huang and Hao Yu</i>
048	Exploring the Optimal Learning Technique for IBM TrueNorth Platform to Overcome Quantization Loss 185 <i>Hsin-Pai Cheng, Wei Wen, Chang Song, Beiye Liu, Hai (Helen) Li and Yiran Chen</i>

Session 9	Approximate Computing
Date/Time	Tuesday, 19 July 2016 / 16:40 – 22:00
003	A Comparative Evaluation of Approximate Multipliers 191 <i>Honglan Jiang, Cong Liu, Naman Maheshwari, Fabrizio Lombardi and Jie Han</i>
002	A Fully Parallel Approximate CORDIC Design 197 <i>Linbin Chen, Fabrizio Lombardi, Jie Han and Weiqiang Liu</i>
007	Approximate Computing in MOS/Spintronic Non-Volatile Full-Adder 203 <i>Hao Cai, You Wang, Lirida A.B. Naviner, Zhaohao Wang and Weisheng Zhao</i>