

2016 IEEE International Reliability Physics Symposium (IRPS 2016)

**Pasadena, California, USA
17-21 April 2016**



**IEEE Catalog Number: CFP16RPS-POD
ISBN: 978-1-4673-9138-2**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16RPS-POD
ISBN (Print-On-Demand):	978-1-4673-9138-2
ISBN (Online):	978-1-4673-9137-5
ISSN:	1541-7026

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

2A-1 THE "PERMANENT" COMPONENT OF NBTI REVISITED: SATURATION, DEGRADATION-REVERSAL, AND ANNEALING	1
<i>T. Grasser, M. Walzl, G. Rzepa, W. Goes, Y. Wimmer, A.-M. El-Sayed, A. L. Shluger, H. Reisinger, B. Kaczer</i>	
2A-2 HOT CARRIER RELIABILITY CHARACTERIZATION IN CONSIDERATION OF SELF-HEATING IN FINFET TECHNOLOGY	9
<i>Minjung Jin, Changze Liu, Jinju Kim, Jungin Kim, Seungjin Choo, Yoohwan Kim, Hyewon Shim, Lijie Zhang, Kab-Jin Nam, Jongwoo Park, Sangwoo Pae, Haebum Lee</i>	
2A-3 CHARACTERIZATION OF SELF-HEATING LEADS TO UNIVERSAL SCALING OF HCI DEGRADATION OF MULTI-FIN SOI FINFETS	14
<i>Hai Jiang, Sanghoon Shin, Xiaoyan Liu, Xing Zhang, Muhammad Ashrafal Alam</i>	
2B-1 SOFTWARE-BASED DYNAMIC RELIABILITY MANAGEMENT FOR GPU APPLICATIONS	21
<i>Si Li, Vilas Sridharan, Sudhanva Gurumurthi, Sudhakar Yalamanchili</i>	
2B-2 TIME-ORDERED EVENTS CPU RELIABILITY ASSESSMENT	28
<i>Ioan Sauciuc, Robert Kwasnick, Roksana Akhter, Manas Ojha, Maritza Tse, Divya Mani, Carlos Beas, Gurinderjit Kaur</i>	
2B-3 POWER-SUPPLY IMPACT ON THE RELIABILITY OF MID-1X TLC NAND FLASH MEMORIES	34
<i>Cristian Zambelli, Pietro King, Piero Olivo, Luca Crippa, Rino Micheloni</i>	
3A-1 FUNDAMENTAL STATISTICAL PROPERTIES OF RECONSTRUCTION METHODOLOGY FOR TDDDB WITH VARIABILITY IN BEOL/MOL/FEOL APPLICATIONS	40
<i>Ernest Wu, James Stathis, Baozhen Li, Andrew Kim, Barry Linder, Ronald Bolam, Griselda Bonilla</i>	
3A-2 NEW BREAKDOWN MECHANISM INVESTIGATION: BARRIER METAL PENETRATION INDUCED SOFT BREAKDOWN IN LOW-K DIELECTRICS	53
<i>C. Wu, Y. Li, J. Bömmels, I. De Wolf, Zs. Tokel, K. Croes</i>	
3A-3 ON WHY DIELECTRIC BREAKDOWN STRENGTH REDUCES WITH DIELECTRIC THICKNESS	59
<i>J. W. McPherson</i>	
3A-4 A NEW ASPECT OF TIME-DEPENDENT CLUSTERING MODEL FOR NON-UNIFORM DIELECTRIC TDDDB	67
<i>T. Shimizu, N. Suzumura, K. Ohgata, H. Tsuchiya, H. Aono, M. Ogasawara</i>	
3A-5 TIME-DEPENDENT SERIES RESISTANCE AND IMPLICATIONS FOR VOLTAGE ACCELERATION MODELS IN BEOL TDDDB	77
<i>A. Kim, B. Li, P. McLaughlin, C. Christiansen, E. Wu</i>	
3A-6 A NEW MODEL FOR DIELECTRIC BREAKDOWN MECHANISM OF SILICON NITRIDE METAL-INSULATOR-METAL STRUCTURES	85
<i>Kenji Okada, Yutaka Ito, Shigeru Suzuki</i>	
3B-1 EXTREME SCALE AND BLEEDING EDGE TECHNOLOGY LEAD TO A NEED FOR RESILIENT HIGH PERFORMANCE COMPUTING SYSTEMS (INVITED)	91
<i>Nathan Debardeleben</i>	
3B-2 SE PERFORMANCE OF A SCHMITT-TRIGGER-BASED D-FLIP-FLOP DESIGN IN A 16-NM BULK FINFET CMOS PROCESS	99
<i>H. Jiang, H. Zhang, D. R. Ball, L. W. Massengill, B. L. Bhuvu, T. R. Assis, B. Narasimham</i>	
3B-3 HARDWARE BASED EMPIRICAL MODEL FOR PREDICTING LOGIC SOFT ERROR CROSS-SECTION	105
<i>S. Jagannathan, N. N. Mahatme, N. J. Gaspard, T. D. Loveless, B. L. Bhuvu, L. W. Massengill</i>	
3B-4 INVESTIGATION OF LOGIC CIRCUIT SOFT ERROR RATE (SER) IN 14NM FINFET TECHNOLOGY	110
<i>Taiki Uemura, Soonyoung Lee, Jongwoo Park, Sangwoo Pae, Haebum Lee</i>	
3B-5 BIDIRECTIONAL NPN ESD PROTECTION IN SILICON PHOTONICS TECHNOLOGY	114
<i>Roman Boschke, Shih-Hung Chen, Geert Hellings, Mirko Scholz, Peter De Heyn, Peter Verheyen, Joris Van Campenhout, Dimitri Linten, Aaron Thean, Guido Groeseneken</i>	
3B-6 SYSTEMATIC TRANSIENT CHARACTERIZATION OF GRAPHENE INTERCONNECTS FOR ON-CHIP ESD PROTECTION	121
<i>Qi Chen, Rui Ma, Fei Lu, Chenkun Wang, Ming Liu, Albert Wang, Wei Zhang, Ming Xia, Ya-Hong Xie, Yuhua Cheng</i>	

3C-1 PREDICTIVE SIMULATION OF DEFECT MIGRATION AND METASTABILITIES IN CDTE SOLAR CELLS	126
<i>Da Guo, Richard Akis, Daniel Brinkman, Dragica Vasileska, Andrew Moore</i>	
3C-2 EFFECTS OF CURRENT STRESS AND THERMAL STORAGE ON POLYMERIC HETEROJUNCTION P3HT:PCBM SOLAR CELL	131
<i>Antonio Rizzo, Andrea Cester, Lorenzo Torto, Marco Barbato, Nicola Wrachien, Nicolò Lago, Michael Corazza, Frederik C. Krebs, Suren A. Gevorgyan</i>	
3C-3 IMPROVEMENT OF SOLAR CELL PERFORMANCE AND REVERSIBILITY OF AGEING EFFECTS IN HYDROGENATED AMORPHOUS SILICON SOLAR CELLS UNDER ILLUMINATION AND ELECTRIC FIELD STRESS: ROLE OF TCO AND SUBSTRATE.....	137
<i>Andrea Scuto, Marina Foti, Cosimo Gerardi, Anna Battaglia, Salvatore Lombardo</i>	
3C-4 RECONFIGURABLE POWER MANAGEMENT FOR MONOLITHIC CMOS-ON-PHOTOVOLTAIC UNDER PARTIAL AND COMPLETE SHADING	144
<i>Rakeskumar Mahto, Payman Zarkesh-Ha, Olga Lavrova</i>	
4A-1 NEGATIVE-BIAS TEMPERATURE INSTABILITY OF GAN MOSFETS.....	151
<i>Alex Guo, Jesús A. Del Alamo</i>	
4A-2 POSITIVE BIAS TEMPERATURE INSTABILITY EVALUATION IN FULLY RECESSED GATE GAN MIS-FETS	157
<i>Tian-Li Wu, Jacopo Franco, Denis Marcon, Brice De Jaeger, Benoit Bakeroort, Xuanwu Kang, Steve Stoffels, Marleen Van Hove, Guido Groeseneken, Stefaan Decoutere</i>	
4A-3 PRODUCT-LEVEL RELIABILITY OF GAN DEVICES (INVITED)	163
<i>Sandeep R. Bahl, Daniel Ruiz, Dong Seup Lee</i>	
4A-4 IMPACT OF BUFFER CHARGE ON THE RELIABILITY OF CARBON DOPED ALGAN/GAN-ON-SI HEMTS	169
<i>I. Chatterjee, M. J. Uren, A. Pooth, S. Karboyan, S. Martin-Horcajo, M. Kuball, K. B. Lee, Z. Zaidi, P. A. Houston, D. J. Wallis, I. Guiney, C. J. Humphreys</i>	
4A-5 UNDERSTANDING THE DEGRADATION SOURCES UNDER ON-STATE STRESS IN ALGAN/GAN-ON-SI SBD: INVESTIGATION OF THE ANODE-CATHODE SPACING LENGTH DEPENDENCE	174
<i>Andrea Natale Tallarico, Paolo Magnone, Steve Stoffels, Silvia Lenci, Jie Hu, Denis Marcon, Enrico Sangiorgi, Stefaan Decoutere, Claudio Fiegna</i>	
4A-6 PROGRESSIVE BREAKDOWN IN HIGH-VOLTAGE GAN MIS-HEMTS.....	180
<i>Shireen Warnock, Jesús A. Del Alamo</i>	
4B-1 PROCESS OPTIMIZATIONS FOR NBTI/PBTI FOR FUTURE REPLACEMENT METAL GATE TECHNOLOGIES	186
<i>Barry P. Linder, A. Dasgupta, T. Ando, E. Cartier, U. Kwon, R. Southwick, M. Wang, S. A. Krishnan, M. Hopstaken, M. Bajaj, R. Pandey, W. Chang, T. Yamashita, O. Gluschenkov, V. Narayanan, J. Stathis, S. Ray, J. Liu</i>	
4B-2 NBTI IN REPLACEMENT METAL GATE SIGE CORE FINFETS: IMPACT OF GE CONCENTRATION, FIN WIDTH, FIN ROTATION AND INTERFACE PASSIVATION BY HIGH PRESSURE ANNEALS	191
<i>J. Franco, B. Kaczer, A. Chasin, H. Mertens, L. A. Ragnarsson, R. Ritzenthaler, S. Mukhopadhyay, H. Arimura, Ph. J. Roussel, E. Bury, N. Horiguchi, D. Linten, G. Groeseneken, A. Thean</i>	
4B-3 STUDY OF OXYGEN VACANCY IN HIGH-K GATE DIELECTRIC BY CHARGE INJECTION TECHNIQUE.....	198
<i>P. J. Liao, S. H. Gao, K. Joshi, Y.-H. Lee, T. L. Lee, H. S. Wang, S. Y. Chien, J. S. Wang, J. R. Shih, K. Wu</i>	
4B-4 HOT-CARRIER ANALYSIS ON NMOS SI FINFETS WITH SOLID SOURCE DOPED JUNCTION	203
<i>Adrian Chasin, Jacopo Franco, Romain Ritzenthaler, Geert Hellings, Moonju Cho, Yuichiro Sasaki, Alexandre Subirats, Philippe Roussel, Ben Kaczer, Dimitri Linten, Naoto Horiguchi, Guido Groeseneken, Aaron Thean</i>	
4B-5 TRANSISTOR RELIABILITY CHARACTERIZATION AND COMPARISONS FOR A 14 NM TRI-GATE TECHNOLOGY OPTIMIZED FOR SYSTEM-ON-CHIP AND FOUNDRY PLATFORMS	209
<i>C. Prasad, K. W. Park, M. Chahal, I. Meric, S. R. Novak, S. Ramey, P. Bai, H.-Y. Chang, N. L. Dias, W. M. Hafez, C.-H. Jan, N. Nidhi, R. W. Olac-Vaw, R. Ramaswamy, C. Tsai</i>	
4C-1 TIMING CHARACTERIZATIONS OF DEVICE AND CPU-LIKE CIRCUIT TO ENSURE PROCESS RELIABILITY	217
<i>M.-H. Hsieh, T.-Y. Yew, Y.-C. Huang, W. Wang, N. H. Tseng, W. S. Chou, Y.-H. Lee</i>	
4C-2 BUDGET-BASED RELIABILITY MANAGEMENT TO HANDLE IMPACT OF THERMAL ISSUES IN 16NM TECHNOLOGY.....	222
<i>Jae-Gyung Ahn, John Cooksey, Nitin Navale, Nick Lo, Ping-Chin Yeh, Jonathan Chang</i>	
4C-3 MISSION PROFILE RECORDER: AN AGING MONITOR FOR HARD EVENTS.....	228
<i>S. Mhira, V. Huard, A. Jain, F. Cacho, D. Meyer, S. Naudet, A. Bravaix, C. Parthasarathy</i>	

4C-4 ANALOG-CIRCUIT NBTI DEGRADATION AND TIME-DEPENDENT NBTI VARIABILITY: AN EFFICIENT PHYSICS-BASED COMPACT MODEL	233
<i>K.-U. Giering, G. Rott, G. Rzepa, H. Reisinger, A. K. Puppala, T. Reich, W. Gustin, T. Grasser, R. Jancke</i>	
4C-5 NEW METHODOLOGY FOR ON-CHIP RF RELIABILITY ASSESSMENT	239
<i>Leonhard Hei, Andreas Lachmann, Reiner Schwab, Georgios Panagopoulos, Peter Baumgartner, Mamatha Yakkegondi Virupakshappa, Doris Schmitt-Landsiedel</i>	
4C-6 RELIABILITY VS. SECURITY: CHALLENGES AND OPPORTUNITIES FOR DEVELOPING RELIABLE AND SECURE INTEGRATED CIRCUITS (INVITED)	246
<i>Fahim Rahman, Domenic Forte, Mark M. Tehranipoor</i>	
5A-1 RELIABILITY OF SINGLE-LAYER MOS2 FIELD-EFFECT TRANSISTORS WITH SIO2 AND HBN GATE INSULATORS	256
<i>Yu. Yu. Illarionov, M. Waltl, M. M. Furchi, T. Mueller, T. Grasser</i>	
5A-2 NONDIFFUSIVE HEAT DISSIPATION FROM A PULSE-HEATED CONDUCTIVE FILAMENT IN RRAM (INVITED)	262
<i>Keith T. Regner, Jonathan A. Malen</i>	
5A-3 FUNDAMENTAL STUDY OF THE APPARENT VOLTAGE-DEPENDENCE OF NBTI KINETICS BY CONSTANT ELECTRIC FIELD STRESS IN SI AND SIGE DEVICES	269
<i>S. Mukhopadhyay, J. Franco, A. Chasin, Ph. J. Roussel, B. Kaczer, G. Groeseneken, N. Horiguchi, D. Linten, A. Thean</i>	
5A-4 HOT CARRIER STRESS: AGING MODELING AND ANALYSIS OF DEFECT LOCATION	276
<i>G. Torrente, X. Federspiel, D. Rideau, F. Monsieur, C. Tavernier, J. Coignus, D. Roy, G. Ghibaudo</i>	
5B-1 THERMAL CHARACTERIZATION AND CHALLENGES OF ADVANCED INTERCONNECTS (INVITED)	282
<i>Baozhen Li, Andrew Kim, Cathryn Christiansen, Roger Dufresne, Chad Burke, Dave Brochu</i>	
5B-2 ELECTROMIGRATION FAILURE OF CIRCUIT INTERCONNECTS	289
<i>M. H. Lin, A. S. Oates</i>	
5B-3 1/F NOISE MEASUREMENTS FOR FASTER ELECTROMIGRATION CHARACTERIZATION	297
<i>Sofie Beyne, Kristof Croes, Ingrid De Wolf, Zsolt Tokei</i>	
5B-4 ENGINEERING THE FAILURE-FREE LIFETIME FOR CU VIAS	305
<i>Gavin D. R. Hall, Derryl D. J. Allman, Masaichi Eda, Thomas F. Long</i>	
5B-5 INFLUENCE OF METALLIZATION LAYOUT ON AGING DETECTOR LIFETIME UNDER CYCLIC THERMO-MECHANICAL STRESS	313
<i>Gimi Pham, Matthias Ritter, Martin Pfost</i>	
5C-1 MUON-INDUCED SOFT ERRORS IN 16-NM NAND FLASH MEMORIES	319
<i>M. Bagatin, S. Gerardin, A. Paccagnella, A. Visconti, S. Beltrami, M. Bertuccio, K. Ishida, C. D. Frost, A. Hillier, V. Ferlet-Cavrios</i>	
5C-2 IMPACT OF ALPHA-RADIATION ON POWER MOSFETS	324
<i>G. Schindler, K.-H. Bach, P. Nelle, M. Deckers, A. Knapp, W. V. Emden, K. Ermisch, C. Feuerbaum</i>	
5C-3 TEMPERATURE DEPENDENCE OF SOFT-ERROR RATES FOR FF DESIGNS IN 20-NM BULK PLANAR AND 16-NM BULK FINFET TECHNOLOGIES	329
<i>H. Zhang, H. Jiang, T. R. Assis, D. R. Ball, K. Ni, J. S. Kauppila, R. D. Schrimpf, L. W. Massengill, B. L. Bhuvu, B. Narasimham, S. Hatami, A. Anvar, A. Lin, J. K. Wang</i>	
6A-1 FINFET SCR STRUCTURE OPTIMIZATION FOR HIGH-SPEED SERIAL LINKS ESD PROTECTION	334
<i>Li-Wei Chu, Yi-Feng Chang, Yu-Ti Su, Kuo-Ji Chen, Ming-Hsiang Song, Jam-Wem Lee</i>	
6A-2 INTERPOSER FPGA WITH SELF-PROTECTING ESD DESIGN FOR INTER-DIE INTERFACES AND ITS CDM SPECIFICATION	340
<i>James Karp, Michael Hart, Mohammed Fakhruddin, Vassili Kireev, Phoumra Tan, Dean Tsaggaris, Mini Rawat</i>	
6A-3 INVESTIGATION OF REVERSE RECOVERY EFFECTS ON THE SOA OF INTEGRATED HIGH FREQUENCY POWER TRANSISTORS	346
<i>Krishna Rajagopal, Ann Concannon, Phil Hower, Farzan Farbiz, Akram Salman, John Arch, Peter Elo</i>	
6A-4 MODELING FEEDBACK EFFECTS IN METAL UNDER ESD STRESS	355
<i>Timothy J. Maloney</i>	
6A-5 LATCHUP HOLDING VOLTAGES AND TRIGGER CURRENTS IN AN SOI TECHNOLOGY	361
<i>Guido Quax, Theo Smedes</i>	
6A-6 EXPERIMENTAL STUDY OF SUPPLY VOLTAGE STABILITY DURING ESD (INVITED)	371
<i>Yang Xiu, Robert Mertens, Nicholas Thomson, Elyse Rosenbaum</i>	
6B-1 IMPACT OF LOCAL STRESS IN 3D STACKING PROCESS ON MEMORY RETENTION CHARACTERISTICS IN THINNED DRAM CHIP	377
<i>S. Tanikawa, H. Kino, T. Fukushima, K.-W. Lee, M. Koyanagi, T. Tanaka</i>	

6B-2 IMPACT OF WAFER THINNING ON FRONT-END RELIABILITY FOR 3D INTEGRATION	383
<i>Adrian Chasin, Mirko Scholz, Wei Guo, Jacopo Franco, Goedeke Potoms, Anne Jourdain, Dimitri Linten, Geert Van Der Plas, Philippe Absil, Eric Beyne</i>	
6B-3 TRIANGULAR VOLTAGE SWEEP (TVS) CHARACTERISATION FOR THROUGH-SILICON-VIA (TSV) RELIABILITY	389
<i>C. Kothandaraman, S. Cohen</i>	
6B-4 THE PROJECTION OF THE INCIDENCE OF DIELECTRIC CRACKING DURING CHIP JOINING WITH LEAD FREE SOLDER BUMPS	393
<i>T. M. Shaw, X.-H. Liu, E. Misra, D. Questad, G. Bonilla, T. Wassick, H. Shobha, K. Smith, G. Osborne, D. Kioussis, J. Wright, R. Bisson, I. Paquin, M. Lamorey, S. S. Bouchard, S. Tetreault, D. Stone, C. Muzzy, B. Sundlof, T. Daubenspeck</i>	
6B-5 KEY METRICS FOR THE ELECTROMIGRATION PERFORMANCE FOR SOLDER AND COPPER-BASED PACKAGE INTERCONNECTS	399
<i>Christine Hau-Riege, Youwen Yau, Kevin Caffey</i>	
6B-6 THE STATE OF PB-FREE SOLDER - A JOINT RELIABILITY OVERVIEW (INVITED)	404
<i>Vasu Vasudevan, Tanner Schulz, Min Pei, F. Toth, A. E. Lucero, Bite Zhou, Sibasish Mukherjee</i>	
6C-1 QUANTITATIVE MODEL FOR POST-PROGRAM INSTABILITIES IN FILAMENTARY RRAM	410
<i>R. Degraeve, A. Fantini, G. Gorine, Ph. Roussel, S. Clima, C. Y. Chen, B. Govoreanu, L. Goux, D. Linten, M. Jurczak, A. Thean</i>	
6C-2 EXTENSIVE RELIABILITY INVESTIGATION OF A-VMCO NONFILAMENTARY RRAM: RELAXATION, RETENTION AND KEY DIFFERENCES TO FILAMENTARY SWITCHING	417
<i>Subhali Subhechha, Bogdan Govoreanu, Yangyin Chen, Sergiu Clima, Kristin De Meyer, Jan Van Houdt, Malgorzata Jurczak</i>	
6C-3 A STEP AHEAD TOWARD A NEW MICROSCOPIC PICTURE FOR CHARGE TRAPPING/DETRAPPING IN FLASH MEMORIES	422
<i>Davide Resnati, Christian Monzio Compagnoni, Giovanni M. Paolucci, Carmine Miccoli, John Barber, Massimo Bertuccio, Silvia Beltrami, Andrea L. Lacaita, Alessandro S. Spinelli, Angelo Visconti</i>	
6C-4 CHANNEL AND NEAR CHANNEL DEFECTS CHARACTERIZATION IN VERTICAL INXGA1-XAS HIGH MOBILITY CHANNELS FOR FUTURE 3D NAND MEMORY	429
<i>A. Subirats, E. Capogreco, R. Degraeve, A. Arreghini, G. Van Den Bosch, D. Linten, J. Van Houdt, A. Furnemont</i>	
6C-5 DATA-RETENTION TIME PREDICTION OF LONG-TERM ARCHIVE SSD WITH FLEXIBLE-NLC NAND FLASH	434
<i>Tomonori Takahashi, Senju Yamazaki, Ken Takeuchi</i>	
6C-6 DATA ARCHIVING IN 1X-NM NAND FLASH MEMORIES: ENABLING LONG-TERM STORAGE USING RANK MODULATION AND SCRUBBING	440
<i>Yue Li, Eyal En Gad, Anxiao Jiang, Jehoshua Bruck</i>	
7A-1 THE PHYSICAL MECHANISM INVESTIGATION BETWEEN HK/IL GATE STACK BREAKDOWN AND TIME-DEPENDENT OXYGEN VACANCY TRAP GENERATION IN FINFET DEVICES	450
<i>C. H. Yang, S. C. Chen, Y. S. Tsai, R. Lu, Y.-H. Lee</i>	
7A-2 MULTIPHYSICS BASED 3D PERCOLATION FRAMEWORK MODEL FOR MULTI-STAGE DEGRADATION AND BREAKDOWN IN HIGH-K - INTERFACIAL LAYER STACKS	456
<i>S. Mei, N. Raghavan, K. Shubhakar, M. Bosman, K. L. Pey</i>	
7A-3 LAYOUT DEPENDENCE OF GATE DIELECTRIC TDDDB IN HKMG FINFET TECHNOLOGY	462
<i>Wen Liu, Ernest Wu, Fernando Guarin, Charles Griffin, Roger Dufresne, Dinesh Badami, Michael Shinosky, David Brochu</i>	
7A-4 CAFM BASED SPECTROSCOPY OF STRESS-INDUCED DEFECTS IN HFO2 WITH EXPERIMENTAL EVIDENCE OF THE CLUSTERING MODEL AND METASTABLE VACANCY DEFECT STATE	467
<i>A. Ranjan, N. Raghavan, K. Shubhakar, R. Thamankar, J. Molina, S. J. O'Shea, M. Bosman, K. L. Pey</i>	
7B-1 SPONTANEOUS PHOTON EMISSION FROM 32 NM AND 14 NM SOI FETS	474
<i>Franco Stellari, Alessandro Ruggeri, Andrea Bahgat Shehata, Herschel Ainspan, Peilin Song</i>	
7B-2 DYNAMICAL OBSERVATION OF H-INDUCED GATE DIELECTRIC DEGRADATION THROUGH IMPROVED NUCLEAR REACTION ANALYSIS SYSTEM	479
<i>Yusuke Higashi, Riichiro Takaishi, Masamichi Suzuki, Yasushi Nakasaki, Mitsuhiro Tomita, Yuichiro Mitani, Masuaki Matsumoto, Koichi Kato, Shohei Ogura, Katsuyuki Fukutani</i>	
7B-3 TRANSIENT THERMOMETRY AND HRTEM ANALYSIS OF RRAM THERMAL DYNAMICS DURING SWITCHING AND FAILURE	486
<i>Jonghan Kwon, Abhishek A. Sharma, Chao-Yang Chen, Andrea Fantini, Malgorzata Jurczak, James A. Bain, Yoosuf N. Picard, Marek Skowronski</i>	

7B-4 NVM CELL DEGRADATION INDUCED BY FEMTOSECOND LASER BACKSIDE IRRADIATION FOR RELIABILITY TESTS.....	491
<i>V. Della Marca, M. Chambonneau, S. Souiki-Figuigui, J. Postel-Pellerin, P. Canet, P. Chiquet, E. Kussener, F. Yengui, R. Wacquez, D. Grojo, J.-M. Portal, M. Lisart</i>	
7C-1 BTI INDUCED DISPERSION: CHALLENGES AND OPPORTUNITIES FOR SRAM BIT CELL OPTIMIZATION.....	498
<i>F. Cacho, A. Cros, X. Federspiel, V. Huard, C. Roma</i>	
7C-2 AGING-AWARE ADAPTIVE VOLTAGE SCALING OF PRODUCT BLOCKS IN 28NM NODES	504
<i>V. Huard, F. Cacho, A. Benhassain, C. Parthasarathy</i>	
7C-3 SCENARIO-BASED SET-LEVEL HTOL TEST (ASH III) FOR PRODUCT QUALITY AND RELIABILITY QUALIFICATIONS ON HIGH-SPEED APS.....	511
<i>Jongwoo Park, Jeonghoon Kim, Minhyeok Choe, Hyewon Shim, Wooyeon Kim, Sangmin Park, Sangchul Shin, Yunwhan Kim, Jiheon Jeong, Hyunjo Shin, Haebum Lee, Sangwoo Pae</i>	
7C-4 RELIABILITY CHARACTERIZATIONS OF DISPLAY DRIVER IC ON HIGH-K / METAL-GATE TECHNOLOGY	515
<i>Donghoon Kim, Jungdong Kim, Kidan Bae, Hyejin Kim, Lira Hwang, Sangchul Shin, Hyung-Nyung Park, In-Taek Ku, Jongwoo Park, Sangwoo Pae, Haebum Lee</i>	
CD-1 ON CONDUCTION MECHANISMS THROUGH SIN/ALGAN BASED GATE DIELECTRIC AND ASSESSMENT OF INTRINSIC RELIABILITY	518
<i>Abhishek Banerjee, Piet Vanmeerbeek, Luc De Schepper, Steven Vandeweghe, Peter Coppens, Peter Moens</i>	
CD-2 CORRELATION BETWEEN DYNAMIC RDSON TRANSIENTS AND CARBON RELATED BUFFER TRAPS IN ALGAN/GAN HEMTS	523
<i>Ferdinando Iucolano, Antonino Parisi, Santo Reina, Alfonso Patti, Salvatore Coffa, Gaudenzio Meneghesso, Giovanni Verzellesi, Fausto Fantini, Alessandro Chini</i>	
CD-3 INVESTIGATION OF TRAPPING EFFECTS ON ALGAN/GAN HEMT UNDER DC ACCELERATED LIFE TESTING	527
<i>W. Sun, C. Lee, P. Saunier, S. A. Ringel, A. R. Arehart</i>	
CD-4 EVALUATIONS OF THRESHOLD VOLTAGE STABILITY ON COTS SIC DMOSFETS USING FAST MEASUREMENTS	533
<i>Daniel B. Habersat, Ronald Green, Aivars J. Lelis</i>	
CD-5 DEVICE BREAKDOWN OPTIMIZATION OF AL2O3/GAN MISFETS	538
<i>X. Kang, D. Wellekens, M. Van Hove, B. De Jaeger, N. Ronchi, T.-L. Wu, S. You, B. Bakeroot, J. Hu, D. Marcon, S. Stoffels, S. Decoutere</i>	
CR-1 THE IMPACT OF PROCESS VARIATION AND STOCHASTIC AGING IN NANOSCALE VLSI.....	542
<i>Saman Kiamehr, Pieter Weckx, Mehdi Tahoori, Ben Kaczer, Halil Kukner, Praveen Raghavan, Guido Groeseneken, Francky Catthoor</i>	
CR-2 MISMATCH CIRCUIT AGING MODELING AND SIMULATIONS FOR ROBUST PRODUCT DESIGN AND PRE-/POST-SILICON VERIFICATION	548
<i>Hyewon Shim, Yoohwan Kim, Jongwook Jeon, Yongsang Cho, Jongwoo Park, Sangwoo Pae, Haebum Lee</i>	
CR-3 AGING OF I/O OVERDRIVE CIRCUIT IN FINFET TECHNOLOGY AND STRATEGY FOR DESIGN OPTIMIZATION	552
<i>S. E. Liu, M. H. Yu, Y. R. Chen, J. Y. Jao, M. Z. Lin, Y. H. Fang, M. J. Lin</i>	
CR-4 ROBUSTNESS OF TIMING IN-SITU MONITORS FOR AVS MANAGEMENT	556
<i>A. Benhassain, F. Cacho, V. Huard, S. Mhira, L. Anghel, C. Parthasarathy, A. Jain, A. Sivadasan</i>	
DI-1 MOISTURE IMPACT ON DIELECTRIC RELIABILITY IN LOW-K DIELECTRIC MATERIALS.....	562
<i>Ki-Don Lee, Quan Yuan, Anuj Patel, Zack Tran Mai, Logan H. Brown, Steven English</i>	
DI-2 IMPACT OF TRAP CREATION AT SiO2/POLY-Si INTERFACE ON ULTRA-THIN SiO2 RELIABILITY.....	566
<i>Y. Mitani, M. Suzuki, Y. Higashi, R. Takaishi</i>	
DI-3 A FAST RELIABILITY SCREENING TECHNIQUE FOR IDENTIFICATION OF TRAP GENERATION.....	571
<i>K. Joshi, Z. R. Xiao, S. H. Gao, C. Huang, T. M. Shen, P. J. Liao, Y.-H. Lee, J. R. Shih</i>	
DI-4 CORRELATION BETWEEN THE VARIATION IN THE INITIAL CURRENT AT STRESS AND THE VARIATION IN THE FAILURE TIME DURING TDDb TESTING OF BEOL STRUCTURES	576
<i>R. G. Filippi, C. Christiansen, P.-C. Wang, A. T. Kim, B. Li</i>	
DI-5 TOWARDS AN APPROPRIATE ACCELERATION MODEL FOR BEOL TDDb	579
<i>R. Muralidhar, E. Liniger, T. Shaw, A. Kim, G. Bonilla</i>	

DI-6 EVALUATION OF INTER AND INTRA LEVEL TDDb OF CU/LOW-K INTERCONNECT FOR HIGH VOLTAGE APPLICATION	585
<i>Mingte Lin, Chihching Yang, Hung-Yu Chen, Alex Juan, K. C. Su, Ya-Chin King</i>	
DI-7 EFFECT OF H2O ON TDDb FOR A RANGE OF ULK ILD MATERIALS WITH VARYING DAMAGE RESISTANCE FOR ROBUST AND WEAK LINERS	589
<i>E. G. Liniger, R. B. Laibowitz, T. M. Shaw, S. A. Cohen, A. Raja</i>	
DI-8 RELIABILITY-PERFORMANCE TRADE-OFF FOR WORK-FUNCTION OPTIMIZATION IN ADVANCED NODE REPLACEMENT METAL GATE TECHNOLOGY	594
<i>R. Ranjan, T. Nigam, B. Parameshwaran, Y. Liu, S. F. Yap</i>	
EL-1 ESD SELF-PROTECTION DESIGN ON 2.4-GHZ T/R SWITCH FOR RF APPLICATION IN CMOS PROCESS.....	599
<i>Chun-Yu Lin, Rui-Hong Liu, Ming-Dou Ker</i>	
EL-2 FAILURE MECHANISM OF HIGH-VOLTAGE ISOLATED LATERAL DIFFUSED NMOS UNDER HIGH-CURRENT EVENTS	603
<i>Cheng-Hsu Wu, Chen-Hsin Lien, Jian-Hsing Lee</i>	
EL-3 OPTIMIZATION OF PESD IMPLANT DESIGN FOR ESD ROBUSTNESS OF 5V DRAIN-BACK N-LDMOSFET	608
<i>Chun Chiang, Ping-Chen Chang, Pei-Shan Tseng, Po-Ya Lai, Tien-Hao Tang, Kuan-Cheng Su</i>	
EL-4 ON-CHIP PROTECTION IN PRECISION INTEGRATED CIRCUITS OPERATING AT HIGH VOLTAGE AND HIGH TEMPERATURE	612
<i>James Zhao, Javier A. Salcedo, Jean-Jacques Hajjar</i>	
EL-5 IMPROVING THE LONG PULSE WIDTH FAILURE CURRENT OF NPN IN BICMOS TECHNOLOGY	615
<i>Yang Xiu, Aravind Appaswamy, Zaichen Chen, Akram Salman, Mariano Dissegna, Gianluca Boselli, Elyse Rosenbaum</i>	
EL-6 ANALYSIS OF ESD EFFECTS ON ORGANIC THIN-FILM-TRANSISTORS BY MEANS OF TLP TECHNIQUE	619
<i>N. Wrachien, M. Barbato, A. Cester, A. Rizzo, G. Meneghesso, R. D'Alpaos, G. Turatti, G. Generali, M. Muccini</i>	
EL-7 UNIQUE ESD BEHAVIOR AND FAILURE MODES OF ALGAN/GAN HEMTS.....	624
<i>Bhawani Shankar, Mayank Shrivastava</i>	
EL-8 NEW INSIGHTS ON THE ESD BEHAVIOR AND FAILURE MECHANISM OF MULTI WALL CNTS	629
<i>Abhishek Mishra, Mayank Shrivastava</i>	
ES-1 LONG-TERM RELIABILITY OF A HARD-SWITCHED BOOST POWER PROCESSING UNIT UTILIZING SIC POWER MOSFETS	634
<i>Stanley A. Ikpe, Jean-Marie Lauenstein, Gregory A. Carr, Don Hunter, Lawrence L. Ludwig, William Wood, Christopher J. Iannello, Linda Y. Del Castillo, Fred D. Fitzpatrick, Mohammad M. Mojarradi, Yuan Chen</i>	
FA-1 DYNAMIC AVALANCHE IN CHARGE-COMPENSATION MOSFETS ANALYZED WITH THE NOVEL SINGLE PULSE EMMI-TLP METHOD	642
<i>Tudor Chirila, Michael Rüb, Tobias Reimann</i>	
FA-2 FAST 3D ELECTRO-OPTICAL FREQUENCY MAPPING AND PROBING IN FREQUENCY DOMAIN	647
<i>K. Melendez, K. Sanchez, P. Perdu, D. Lewis</i>	
FA-3 DIRECT PHOTO EMISSION MONITORING FOR HIGH POWER IGBT DURING AVALANCHE OPERATION.....	652
<i>Tomoko Matsudai, Koichi Endo, Tsuneo Ogura, Toru Matsumoto, Koro Uchiyama, Kazushige Koshikawa</i>	
IT-1 OPTIMIZING CU BARRIER THICKNESS FOR INTERCONNECTS PERFORMANCE, RELIABILITY AND YIELD	657
<i>Tian Shen, Balajee Rajagopalan, Mary Claire Silvestre, Eswar Ramanathan, Anbu Selvam Km Mahalingam, Wenyi Zhang, Kong Boon Yeap, Patrick Justison</i>	
IT-2 SEMI-EMPIRICAL INTERCONNECT RESISTANCE MODEL FOR ADVANCED TECHNOLOGY NODES: A MODEL APT FOR MATERIALS SELECTION BASED UPON TEST LINE RESISTANCE MEASUREMENTS	661
<i>Ph. J. Roussel, I. Ciofi, R. Degraeve, V. Vega Gonzalez, N. Jourdan, R. Baert, D. Linten, J. Bömmels, Z. Tokei, G. Groeseneken, A. Thean</i>	
IT-3 ELECTROMIGRATION: MULTIPHYSICS MODEL AND EXPERIMENTAL CALIBRATION.....	666
<i>G. Marti, W. H. Zisser, L. Arnaud, Y. Wouters</i>	
MY-1 THE COMPLETE TIME/TEMPERATURE DEPENDENCE OF I-V DRIFT IN PCM DEVICES	670
<i>Manuel Le Gallo, Abu Sebastian, Daniel Krebs, Milos Stanisavljevic, Evangelos Eleftheriou</i>	

MY-2 RELIABILITY-PERFORMANCE TRADEOFFS BETWEEN 2.5D AND 3D-STACKED DRAM PROCESSORS	676
<i>Syed Minhaj Hassan, William J. Song, Saibal Mukhopadhyay, Sudhakar Yalamanchili</i>	
MY-3 ROOT CAUSE OF DEGRADATION IN NOVEL HFO₂-BASED FERROELECTRIC MEMORIES	681
<i>Milan Pesic, Franz P. G. Fengler, Stefan Slesazeck, Uwe Schroeder, Thomas Mikolajick, Luca Larcher, Andrea Padovani</i>	
MY-4 VOLTAGE ACCELERATION AND PULSE DEPENDENCE OF BARRIER BREAKDOWN IN MGO BASED MAGNETIC TUNNEL JUNCTIONS	686
<i>S. Van Beek, K. Martens, P. Roussel, G. Donadio, J. Swerts, S. Mertens, A. Thean, G. Kar, A. Furnemont, G. Groeseneken</i>	
MY-5 A COMPACT MODEL FOR RRAM INCLUDING RANDOM TELEGRAPH NOISE	690
<i>Bochen Guan, Jing Li</i>	
MY-6 SYSTEM-LEVEL ERROR CORRECTION BY READ-DISTURB ERROR MODEL OF 1XNM TLC NAND FLASH MEMORY FOR READ-INTENSIVE ENTERPRISE SOLID-STATE DRIVES (SSDS)	694
<i>Yoshiaki Deguchi, Tsukasa Tokutomi, Ken Takeuchi</i>	
MY-7 ON THE VARIABILITY OF THRESHOLD VOLTAGE WINDOW IN GATE-INJECTION VERSATILE MEMORIES WITH SUB-60MV/DEC SUBTHRESHOLD SWING AND 1012-CYCLING ENDURANCE	698
<i>Yu-Chien Chiu, Chun-Yen Chang, Shiang-Shiou Yen, Chia-Chi Fan, Hsiao-Hsuan Hsu, Chun-Hu Cheng, Po-Chun Chen, Po-Wei Chen, Guan-Lin Liou, Min-Hung Lee, Chien Liu, Wu-Ching Chou</i>	
MY-8 RANDOM TELEGRAPH NOISE IN HFO₂ RESISTIVE RANDOM ACCESS MEMORY: FROM PHYSICS TO COMPACT MODELING	703
<i>Francesco Maria Puglisi, Paolo Pavan, Luca Larcher</i>	
PA-1 OPTIMUM FILLER GEOMETRY FOR SUPPRESSION OF MOISTURE DIFFUSION IN MOLDING COMPOUNDS	708
<i>Woojin Ahn, Sanghoon Shin, Reza Asadpour, Dhanoop Varghese, Luu Nguyen, Srikanth Krishnan, Muhammad Ashraf Alam</i>	
PA-2 A FINITE ELEMENT METHOD STUDY OF DELAMINATION AT THE INTERFACE OF THE TSV INTERCONNECTS	712
<i>S. Papaleo, H. Ceric</i>	
PA-3 ELECTROMIGRATION INDUCED THERMOMIGRATION IN MICROBUMPS BY THERMAL CROSS-TALK ACROSS NEIGHBORING CHIPS IN 2.5D IC	716
<i>Menglu Li, K. N. Tu, Dong-Wook Kim, Sam Gu</i>	
PI-1 RESOLUTION OF POLY GATE TO SUBSTRATE CONTACT SHORT RELIABILITY FAILURES ON NON-VOLATILE MEMORY	720
<i>Suresh Chandrasekaran, Paul Jowett, Tarun Mishra, Carl Shafer, Rhonell Cruz, Kenneth Noronha, Siddhesh Bhosle, Venkateshwara Reddy Sanivarapu, Nikhil Rangaraju, Divesh Kapoor</i>	
PI-2 HIGHLY-ACCELERATED WLR LEARNING CYCLES FOR DEVELOPMENT OF A TRENCH MOSFET: METHOD AND CASE STUDY	724
<i>Darren Moore, Gavin D. R. Hall, Masaru Suzuki, Peter Burke</i>	
PR-1 MODELLING OF 1T-NOR FLASH OPERATIONS FOR CONSUMPTION OPTIMIZATION AND RELIABILITY INVESTIGATION	728
<i>J. Coignus, G. Torrente, A. Vernhet, S. Renard, D. Roy, G. Reimbold</i>	
PR-2 NEAR NEIGHBOR SORT YIELD AND WAFER SORT YIELD IMPACT ON PRODUCT BURN-IN AND A TIME DEPENDENT RELIABILITY STUDY	732
<i>Richard D. Heller</i>	
PR-3 MACHINE LEARNING-BASED PROACTIVE DATA RETENTION ERROR SCREENING IN 1XNM TLC NAND FLASH	736
<i>Yoshio Nakamura, Tomoko Iwasaki, Ken Takeuchi</i>	
PV-1 STUDY OF THE POTENTIAL-INDUCED DEGRADATION KINETICS	740
<i>Jaione Bengoechea, Mikel Ezquer, Javier Díaz, Ana Rosa Lagunas</i>	
PV-2 POTENTIAL INDUCED DEGRADATION IN HIGH-EFFICIENCY BIFACIAL SOLAR CELLS	745
<i>M. Barbato, M. Meneghini, A. Cester, A. Barbato, G. Meneghesso, G. Tavernaro, M. Rossetto</i>	
PV-3 IMPROVEMENT OF DSSC PERFORMANCE BY VOLTAGE STRESS APPLICATION	750
<i>Andrea Scuto, Salvatore Lombardo, Gaetano Di Marco, Giuseppe Calogero, Ilaria Citro, Fabio Principato, Clara Chiappara</i>	
PV-4 ADHESION REQUIREMENTS FOR PHOTOVOLTAIC MODULES OF POLYMERIC ENCAPSULATION	756
<i>Jiang Zhu, Gabriel Surier, Dan Wu, Daniel Montiel-Chicharro, Thomas R. Betts, Ralph Gottschalg</i>	

SE-1 ALPHA-PARTICLE AND NEUTRON-INDUCED SINGLE-EVENT TRANSIENT MEASUREMENTS IN SUBTHRESHOLD CIRCUITS	761
<i>Matthew J. Gadlage, Austin H. Roach, Adam R. Duncan, Peter Gadfort, Matthew R. Halstead, Matthew J. Kay, Jonathan R. Ahlbin, Scott Stansberry</i>	
SE-2 ERROR CHARACTERIZATION AND MITIGATION FOR 16NM MLC NAND FLASH MEMORY UNDER TOTAL IONIZING DOSE EFFECT	767
<i>Yue Li, Douglas J. Sheldon, Andre S. Ramos, Jehoshua Bruck</i>	
SE-3 INVESTIGATING THE SINGLE-EVENT-TRANSIENT SENSITIVITY OF 65 NM CLOCK TREES WITH HEAVY ION IRRADIATION AND MONTE-CARLO SIMULATION	773
<i>Victor Malherbe, Gilles Gasiot, Sylvain Clerc, Fady Abouzeid, Jean-Luc Autran, Philippe Roche</i>	
SE-4 EXPLOITING LOW POWER CIRCUIT TOPOLOGIES FOR SOFT ERROR MITIGATION	778
<i>N. N. Mahatme, I. Chatterjee, S. Jagannathan, N. Gaspard, T. Assis, S.-J. Wen, R. Wong, B. L. Bhuvu</i>	
SE-5 ESTIMATION OF SINGLE-EVENT TRANSIENT PULSE CHARACTERISTICS FOR PREDICTIVE ANALYSIS	783
<i>T. R. Assis, J. S. Kauppila, B. L. Bhuvu, R. D. Schrimpf, L. W. Massengill, R. Wong, S. Wen</i>	
SE-6 PREDICTING THE VULNERABILITY OF MEMORIES TO MUON-INDUCED SEUS WITH LOW-ENERGY PROTON TESTS INFORMED BY MONTE CARLO SIMULATIONS	789
<i>J. M. Trippe, R. A. Reed, B. D. Sierawski, R. A. Weller, R. A. Austin, L. W. Massengill, B. L. Bhuvu, K. M. Warren, B. Narasimham</i>	
XT-1 ALTERATION OF OXIDE-TRAP SWITCHING ACTIVITY AT OPERATING CONDITION BY VOLTAGE-ACCELERATED STRESSING	795
<i>Z. Y. Tung, D. S. Ang</i>	
XT-2 NANOSCALE EVIDENCE FOR THE SUPERIOR RELIABILITY OF SIGE HIGH-K PMOSFETS	798
<i>M. Waltl, A. Grill, G. Rzepa, W. Goes, J. Franco, B. Kaczer, J. Mitard, T. Grasser</i>	
XT-3 NEGATIVE BIAS TEMPERATURE INSTABILITY LIFETIME PREDICTION: CONSIDERING FREQUENCY, VOLTAGE AND ACTIVATION ENERGY VIA NOVEL METHODOLOGY OF MSM-SFMF	804
<i>C. H. Chiang, N. Ke, S. N. Kuo, C. J. Wang, K. C. Su</i>	
XT-4 DEVICE-LEVEL JITTER AS A PROBE OF ULTRAFAST TRAPS IN HIGH-K MOSFETS	810
<i>D. Veksler, J. P. Campbell, J. Zhong, H. Zhu, C. Zhao, K. P. Cheung</i>	
XT-5 SPATIO-TEMPORAL MAPPING OF DEVICE TEMPERATURE DUE TO SELF-HEATING IN SUB-22 NM TRANSISTORS	814
<i>Muhammad A. Wahab, Sanghoon Shin, Muhammad A. Alam</i>	
XT-6 SURFACE-POTENTIAL-BASED COMPACT MODELING OF BTI	820
<i>Ivan Sanchez Esqueda, Hugh J. Barnaby</i>	
XT-7 WIDTH AND LAYOUT DEPENDENCE OF HC AND PBTI INDUCED DEGRADATION IN HKMG NMOS TRANSISTORS	826
<i>Pardeep Duhan, V. Ramgopal Rao, Nihar R. Mohapatra</i>	
XT-8 CHARACTERIZATION AND MODELING OF NBTI PERMANENT AND RECOVERABLE COMPONENTS VARIABILITY	831
<i>D. Nougier, G. Ghibaudo, X. Federspiel, M. Rafik, D. Roy</i>	
XT-9 TEMPERATURE SENSE EFFECT IN HCI SELF-HEATING DECONVOLUTION: APPLICATION TO 28NM FDSOI	837
<i>X. Federspiel, G. Torrente, W. Arfaoui, F. Cacho, V. Huard</i>	
XT-10 COMPARATIVE EXPERIMENTAL ANALYSIS OF TIME-DEPENDENT VARIABILITY USING A TRANSISTOR TEST ARRAY	841
<i>Marko Simicic, Alexandre Subirats, Pieter Weckx, Ben Kaczer, Jacopo Franco, Philippe Roussel, Dimitri Linten, Aaron Thean, Guido Groeseneken, Georges Gielen</i>	
Author Index	