2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA 2016)

Bengaluru, India 10 – 12 January 2016



IEEE Catalog Number: ISBN:

CFP1684Z-POD 978-1-5090-0037-1

Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP1684Z-POD

 ISBN (Print-On-Demand):
 978-1-5090-0037-1

 ISBN (Online):
 978-1-5090-0033-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Contents

FPGA Implementation of Face Recognition System using Efficient 5/3 2D-Lifting Scheme	1
Satish Bhairannawar, Rajath Kumar, Varsha Mirji and Sindu P.S.	
NEDA Based Hybrid Architecture for DCT - HWT	6
Vidhya Chandran, Mamatha I. and Shikha Tripathi	
Security Situational Aware Intelligent Road Traffic Monitoring Using UAVs	12
Reshma R., Tirumale K. Ramesh and Sathish Kumar	
Automatic Pressure Maintenance System for Tyres in Automobiles to Reduce Accidents	18
Rajesh Kannan Megalingam, Jayakrishnan C., Sriraj Nambiar, Rudit Mathews,	
Vishnu Das and Pramesh Rao	
Effect on Temperature and Time In Parallel Test Scheduling With Alterations In Layers	
Arrangements of 3D Stacked SoCs	24
Indira Rawat, M.K. Gupta and Virendra Singh	
Functional Verification of DSP based On-board VLSI Designs	30
Sourabh Kumar Jain, Parimal Govani and Kamal Poddar	
An Arbitration on Cache Replacements Based on Frequency - Recency Product Values	34
Somak Das and Aikatan Banerjee	
Clock skew optimized VLSI Architecture for Zero Frequency Filter	40
Radhakrishnan K.R. and Subha Rani S.	
Effect of Split Manufacturing on Power Supply Requirements	46
Sharath K. Rangan, Shazia Afreen and Raghuram Srinivasan	
Design of CMOS Programmable Output Binary and Fibonacci Switched Capacitor	
Step-down DC-DC Converter	51
Mahesh Zanwar and Subhajit Sen	
Design and Analysis of Novel Fuzzifer Circuits in CMOS Current Mode Approach	57
Deeksha M. and Abdullah Gubbi	
Performance of Asymmetric Gate Oxide on Gate-Drain Overlap in Si and Si1-xGex Double	
Gate Tunnel FETs	63
Poorvasha S. and Lakshmi B.	
CORDIC-based VLSI Architecture for implementing CI-OFDM and Its FPGA Prototype	67
Vikas Kumar, Kailash Chandra Ray and Preetam Kumar	
A Hardware optimized Low power RNM Compensated three stage Operational amplifier with	
Embedded Capacitance Multiplier Compensation	72
Karan Raj Singh and Anu Gupta	
Design and Analysis of Different Low Noise Amplifiers in 2-3GHz	78
Prameela B. and Asha Daniel	

Fully-Digital Time based ADC/TDC in 0.18um CMOS	84
Vineet Sharma, Nupur Jain and Biswajit Mishra	
A Portable Platform to Estimate Power Consumption of Software Modules	90
Abhishek Bhardwaj and Saket Saurav	
Towards Formal Verification of Adaptive Cruise Controller using SpaceEx	96
Ambuj Mishra and Subir K. Roy	
Efficient Network on Chip (NoC) using heterogeneous circuit switched routers	102
Anuja Naik and Tirumale K.Ramesh	
A circuit technique for leakage power reduction in CMOS VLSI circuits	108
Venkata Ramakrishna Nandyala and Kamala Kanta Mahapatra	
A Gain Enhanced Low Voltage Bulk Driven Pseudo-Differential OTA design in CMOS	113
Antaryami Panigrahi and Abhipsa Parhi	
Non-Intrusive FPGA based Profiler for Loop Execution Characterization	118
Pavan Kumar Nadimpalli and Subir K. Roy	
A RISC-V Instruction Set Processor-Micro-architecture Design and Analysis	124
Aneesh R., Vinayak Patil, Sobha P.M., David Selvakumar and Vivian Desalphine	
Reconfigurable Side Channel Attack resistant True Random Number Generator	131
Vijay Bahadur, Vijendran N., Sobha P.M. and David Selvakumar	
RF Tracking Test System Design for Closed Loop Testing of Ku-Band Antenna	137
Rahul Mishra	
Tunable Distributed Harmonic Voltage Controlled Oscillator for Generating Second and Third	
Harmonic Microwave Signals in 180nm CMOS	141
Kalyan Bhattacharyya	
Performance Enhancement of Slot Synchronization in W-CDMA	145
Mridula Korde	
Design of 3C-SiC Symmetric and Asymmetric Double Gate MOSFET	150
Sudarshana Jilowa, Sandeep Singh Gill and Gurjot Kaur Walia	
A hierarchical cluster - based model with runtime reconfigurable resource allocation on FPGAs	155
Amin Yoosefi and Hamid Reza Naji	
An Efficient VLSI Architecture for Data Encryption Standard and its FPGA Implementation	160
Jai Gopal Pandey, A. Gurawa, Heena Nehra and Abhijit Karmakar	
Implementation of RNS and LNS Based Addition and Subtraction Units for cryptography	165
Satish Kumar Ch, Prathiba A. and Kanchana Bhaskaran V.S.	
Real Time Watermarking of Grayscale Images using Integer DWT Transform	170
Sakthivel S.M. and Ravi Sankar A.	
Ultra Low Power Capacitive Power Management Unit in 0.18µm CMOS	176
Sanjay Kasodniya, Biswajit Mishra and Nilesh Desai	

Switching based evaluation of substrate current in lightly and heavily doped CMOS at 45nm	181
Sanjay Sharma, R.P. Yadav and Vijay Janyani	
OptMem: Dark-Silicon Aware Low Latency Hybrid Memory Design	184
Salman Onsori, Arghavan Asad, Kaamran Raahemifar and Mahmood Fathy	
Ultra Low Power 12-Bit SAR ADC for Wireless Sensing Applications	189
Rajahari Gudlavalleti and Subash Chandra Bose	
Distance Estimation and Direction Finding Using I2C Protocol for an Auto-navigation Platform	193
Rajesh Kannan Megalingam, Jeeba M. Varghese and Aarsha Anil	
Mathematical Modeling and Analysis of New Modified Glitch Free Adiabatic Inverter Circuit	
with Trapezoidal Power Supply	197
Alak Majumder and Rahul Kaushik	
Design and Implementation of Reconfigurable Coders for Communication Systems	202
Manikandan J., Shruthi S., Mangala S. Joshi and Dr. V.K. Agrawal	