

2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA 2016)

**Bengaluru, India
10 – 12 January 2016**



**IEEE Catalog Number: CFP1684Z-POD
ISBN: 978-1-5090-0037-1**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1684Z-POD
ISBN (Print-On-Demand):	978-1-5090-0037-1
ISBN (Online):	978-1-5090-0033-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Contents

FPGA Implementation of Face Recognition System using Efficient 5/3 2D-Lifting Scheme	1
<i>Satish Bhairannawar, Rajath Kumar, Varsha Mirji and Sindu P.S.</i>	
NEDA Based Hybrid Architecture for DCT - HWT	6
<i>Vidhya Chandran, Mamatha I. and Shikha Tripathi</i>	
Security Situational Aware Intelligent Road Traffic Monitoring Using UAVs	12
<i>Reshma R., Tirumale K. Ramesh and Sathish Kumar</i>	
Automatic Pressure Maintenance System for Tyres in Automobiles to Reduce Accidents	18
<i>Rajesh Kannan Megalingam, Jayakrishnan C., Sriraj Nambiar, Rudit Mathews, Vishnu Das and Pramesh Rao</i>	
Effect on Temperature and Time In Parallel Test Scheduling With Alterations In Layers Arrangements of 3D Stacked SoCs	24
<i>Indira Rawat, M.K. Gupta and Virendra Singh</i>	
Functional Verification of DSP based On-board VLSI Designs	30
<i>Sourabh Kumar Jain, Parimal Govani and Kamal Poddar</i>	
An Arbitration on Cache Replacements Based on Frequency - Recency Product Values	34
<i>Somak Das and Aikatan Banerjee</i>	
Clock skew optimized VLSI Architecture for Zero Frequency Filter	40
<i>Radhakrishnan K.R. and Subha Rani S.</i>	
Effect of Split Manufacturing on Power Supply Requirements	46
<i>Sharath K. Rangan, Shazia Afreen and Raghuram Srinivasan</i>	
Design of CMOS Programmable Output Binary and Fibonacci Switched Capacitor Step-down DC-DC Converter	51
<i>Mahesh Zanwar and Subhajit Sen</i>	
Design and Analysis of Novel Fuzzifer Circuits in CMOS Current Mode Approach	57
<i>Deeksha M. and Abdullah Gubbi</i>	
Performance of Asymmetric Gate Oxide on Gate-Drain Overlap in Si and Si1-xGex Double Gate Tunnel FETs	63
<i>Poorvasha S. and Lakshmi B.</i>	
CORDIC-based VLSI Architecture for implementing CI-OFDM and Its FPGA Prototype	67
<i>Vikas Kumar, Kailash Chandra Ray and Preetam Kumar</i>	
A Hardware optimized Low power RNM Compensated three stage Operational amplifier with Embedded Capacitance Multiplier Compensation	72
<i>Karan Raj Singh and Anu Gupta</i>	
Design and Analysis of Different Low Noise Amplifiers in 2-3GHz	78
<i>Prameela B. and Asha Daniel</i>	

Fully-Digital Time based ADC/TDC in 0.18 μ m CMOS	84
<i>Vineet Sharma, Nupur Jain and Biswajit Mishra</i>	
A Portable Platform to Estimate Power Consumption of Software Modules	90
<i>Abhishek Bhardwaj and Saket Saurav</i>	
Towards Formal Verification of Adaptive Cruise Controller using SpaceEx	96
<i>Ambuj Mishra and Subir K. Roy</i>	
Efficient Network on Chip (NoC) using heterogeneous circuit switched routers	102
<i>Anuja Naik and Tirumale K. Ramesh</i>	
A circuit technique for leakage power reduction in CMOS VLSI circuits	108
<i>Venkata Ramakrishna Nandyala and Kamala Kanta Mahapatra</i>	
A Gain Enhanced Low Voltage Bulk Driven Pseudo-Differential OTA design in CMOS	113
<i>Antaryami Panigrahi and Abhipsa Parhi</i>	
Non-Intrusive FPGA based Profiler for Loop Execution Characterization	118
<i>Pavan Kumar Nadimpalli and Subir K. Roy</i>	
A RISC-V Instruction Set Processor-Micro-architecture Design and Analysis	124
<i>Aneesh R., Vinayak Patil, Sobha P.M., David Selvakumar and Vivian Desalphine</i>	
Reconfigurable Side Channel Attack resistant True Random Number Generator	131
<i>Vijay Bahadur, Vijendran N., Sobha P.M. and David Selvakumar</i>	
RF Tracking Test System Design for Closed Loop Testing of Ku-Band Antenna	137
<i>Rahul Mishra</i>	
Tunable Distributed Harmonic Voltage Controlled Oscillator for Generating Second and Third Harmonic Microwave Signals in 180nm CMOS	141
<i>Kalyan Bhattacharyya</i>	
Performance Enhancement of Slot Synchronization in W-CDMA	145
<i>Mridula Korde</i>	
Design of 3C-SiC Symmetric and Asymmetric Double Gate MOSFET	150
<i>Sudarshana Jilowa, Sandeep Singh Gill and Gurjot Kaur Walia</i>	
A hierarchical cluster - based model with runtime reconfigurable resource allocation on FPGAs	155
<i>Amin Yoosefi and Hamid Reza Naji</i>	
An Efficient VLSI Architecture for Data Encryption Standard and its FPGA Implementation	160
<i>Jai Gopal Pandey, A. Gurawa, Heena Nehra and Abhijit Karmakar</i>	
Implementation of RNS and LNS Based Addition and Subtraction Units for cryptography	165
<i>Satish Kumar Ch, Prathiba A. and Kanchana Bhaskaran V.S.</i>	
Real Time Watermarking of Grayscale Images using Integer DWT Transform	170
<i>Sakthivel S.M. and Ravi Sankar A.</i>	
Ultra Low Power Capacitive Power Management Unit in 0.18 μ m CMOS	176
<i>Sanjay Kasodniya, Biswajit Mishra and Nilesh Desai</i>	

Switching based evaluation of substrate current in lightly and heavily doped CMOS at 45nm	181
<i>Sanjay Sharma, R.P. Yadav and Vijay Janyani</i>	
OptMem: Dark-Silicon Aware Low Latency Hybrid Memory Design	184
<i>Salman Onsoni, Arghavan Asad, Kaamran Raahemifar and Mahmood Fathy</i>	
Ultra Low Power 12-Bit SAR ADC for Wireless Sensing Applications	189
<i>Rajahari Gudlavalleti and Subash Chandra Bose</i>	
Distance Estimation and Direction Finding Using I2C Protocol for an Auto-navigation Platform	193
<i>Rajesh Kannan Megalingam, Jeeba M. Varghese and Aarsha Anil</i>	
Mathematical Modeling and Analysis of New Modified Glitch Free Adiabatic Inverter Circuit with Trapezoidal Power Supply	197
<i>Alak Majumder and Rahul Kaushik</i>	
Design and Implementation of Reconfigurable Coders for Communication Systems	202
<i>Manikandan J., Shruthi S., Mangala S. Joshi and Dr. V.K. Agrawal</i>	