

# **ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference**

**Lausanne, Switzerland  
12 – 15 September 2016**



**IEEE Catalog Number: CFP16542-POD  
ISBN: 978-1-5090-2973-0**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

|                         |                   |
|-------------------------|-------------------|
| IEEE Catalog Number:    | CFP16542-POD      |
| ISBN (Print-On-Demand): | 978-1-5090-2973-0 |
| ISBN (Online):          | 978-1-5090-2972-3 |
| ISSN:                   | 1930-8833         |

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# ESSCIRC 2016 Table of Contents

## **A1L-A ESSDERC/ESSCIRC Plenary Keynote 1: Greg Yeric**

Date: Tuesday, September 13, 2016

Time: 08:45 - 09:40

Room: Auditoire A

Chair(s): Adrian Ionescu; *EPFL*

**At the Core of System Scaling ..... 1**

Greg Yeric

*ARM Research, United States*

## **B1L-A ESSDERC/ESSCIRC Plenary Keynote 2: Ahmad Bahai**

Date: Wednesday, September 14, 2016

Time: 08:45 - 09:40

Room: Auditoire A

Chair(s): Christian Enz; *EPFL*

**Ultra-low Energy Systems: Analog to Information ..... 3**

Ahmad Bahai

*Texas Instruments, United States*

## **C1L-A ESSDERC/ESSCIRC Plenary Keynote 3: Tobi Delbruck**

Date: Thursday, September 15, 2016

Time: 08:45 - 09:40

Room: Auditoire A

Chair(s): Heike Riel; *IBM Zurich Research Laboratory*

**Neuromorphic Sensing and Processing..... 7**

Tobi Delbruck

*Universität Zürich / Eidgenössische Technische Hochschule Zürich, Switzerland*

**A4L-A ESSCIRC Keynote 1: Patrick Reynaert**

Date: Tuesday, September 13, 2016

Time: 15:20 - 16:15

Room: Auditoire A

Chair(s): Andreas Burg; *EPFL*

**Polymer Microwave Fibers: A Blend of RF, Copper and Optical Communication..... 15**

Patrick Reynaert<sup>2</sup>, Maarten Tytgat<sup>3</sup>, Wouter Volkaerts<sup>1</sup>, Alexander Standaert<sup>2</sup>, Yang Zhang<sup>2</sup>, Maxime De Wit<sup>2</sup>, Niels Van Thienen<sup>2</sup>

<sup>1</sup>AnSem, Belgium; <sup>2</sup>Katholieke Universiteit Leuven, Belgium; <sup>3</sup>Nokia Bell Labs, United States

**B3L-A ESSCIRC Keynote 2: Gerhard Fettweis**

Date: Wednesday, September 14, 2016

Time: 13:15 - 14:10

Room: Auditoire A

Chair(s): Quiting Huang; *ETHZ*

**5G and The Future of IoT ..... 21**

Gerhard Fettweis

*Technische Universität Dresden, Germany*

**C4L-A ESSCIRC Keynote 3: Jean-Paul Bardyn**

Date: Thursday, September 15, 2016

Time: 13:15 - 14:10

Room: Auditoire A

Chair(s): Quiting Huang; *ETHZ*

**IoT : The Era of LPWAN is Starting Now ..... 25**

Jean-Paul Bardyn, Thierry Melly, Olivier Seller, Nicolas Sornin  
*Semtech, Switzerland*

## **A5L-E Enabling the Internet of Things: System and Energy Considerations**

Date: Tuesday, September 13, 2016

Time: 16:20 - 17:50

Room: 5C

Chair(s): Stefan Rusu; *Taiwan Semiconductor Manufacturing Co.*

Ralf Brederlow; *Texas Instruments*

### **INVITED: WSN for Machine Area Network Applications..... 31**

Xiaolin Lu, Il Han Kim, Ariton Xhafa, Jianwei Zhou

*Texas Instruments, United States*

### **30% Static Power Improvement on ARM Cortex®-A53 Using Static Biasing-Anticipation ..... 37**

Fady Abouzeid, Christophe Bernicot, Sylvain Clerc, Jean-Marc Daveau, Gilles Gasiot,

Daniel Noblet, Dimitri Soussan, Philippe Roche

*STMicroelectronics, France*

### **Sub-Threshold Latch-Based Icyflex2 32-Bit Processor with Wide Supply Range Operation ..... 41**

Marc Pons, Thanh-Chau Le, Claude Arm, Daniel Séverac, Jean-Luc Nagel, Marc

Morgan, Stéphane Emery

*Centre Suisse d'Électronique et de Microtechnique SA, Switzerland*

### **A 55nm Ultra Low Leakage Deeply Depleted Channel Technology Optimized for Energy Minimization in Subthreshold SRAM and Logic..... 45**

Harsh N. Patel<sup>3</sup>, Abhishek Roy<sup>3</sup>, Farah Yahya<sup>3</sup>, Ningxi Liu<sup>3</sup>, Benton Calhoun<sup>3</sup>, Kazuyuki Kumeno<sup>2</sup>, Makoto Yasuda<sup>2</sup>, Akihiko Harada<sup>1</sup>, Taiji Ema<sup>1</sup>

<sup>1</sup>Mie Fujitsu Semiconductor Limited, Japan; <sup>1</sup>Mie Fujitsu Semiconductor Limited, United States; <sup>2</sup>Mie Fujitsu Semiconductor Ltd, Japan; <sup>3</sup>University of Virginia, United States

## **B2L-E Energy Efficient Devices & Circuits for Digital & Analog/RF Functions**

Date: Wednesday, September 14, 2016

Time: 10:05 - 11:35

Room: 5C

Chair(s): Eric Pop; *Stanford University*  
Andrei Vladimirescu; *ISEP*

### **INVITED: Designing Energy Efficient and Hysteresis Free Negative Capacitance FinFET with Negative DIBL and 3.5X ION Using Compact Modeling Approach ..... 49**

Girish Pahwa, Tapas Dutta, Amit Agarwal, Yogesh Singh Chauhan  
*Indian Institute of Technology, Kanpur, India*

### **Effect of Material Parameters on Two-Dimensional Materials Based TFETs: an Energy-Delay Perspective ..... 55**

Tarun Kumar Agarwal<sup>3</sup>, Iuliana Radu<sup>1</sup>, Praveen Raghavan<sup>1</sup>, Gianluca Fiori<sup>4</sup>, Aaron Thean<sup>1</sup>, Marc Heyns<sup>3</sup>, Wim Dehaene<sup>2</sup>

<sup>1</sup>IMEC, Belgium; <sup>2</sup>Katholieke Universiteit Leuven, Belgium; <sup>3</sup>Katholieke Universiteit Leuven / IMEC, Belgium; <sup>4</sup>Università di Pisa, Italy

### **Experimental Demonstration of a Nanoelectromechanical Switch-Based Logic Library Including Sequential and Combinational Gates ..... 59**

Christopher Ayala<sup>4</sup>, Antonios Bazigos<sup>1</sup>, Daniel Grogg<sup>3</sup>, Ute Drechsler<sup>2</sup>, Christoph Hagleitner<sup>2</sup>

<sup>1</sup>École Polytechnique Fédérale de Lausanne / ams AG, Austria; <sup>2</sup>IBM Research GmbH, Switzerland; <sup>3</sup>TE Connectivity Ltd., Switzerland; <sup>4</sup>Yokohama National University, Japan

### **Reflection Amplifier Based on Graphene ..... 63**

Pankaj Sharma<sup>1</sup>, Laurent Bernard<sup>1</sup>, Antonios Bazigos<sup>2</sup>, Arnaud Magrez<sup>1</sup>, László Forró<sup>1</sup>, Adrian Ionescu<sup>1</sup>

<sup>1</sup>École Polytechnique Fédérale de Lausanne, Switzerland; <sup>2</sup>École Polytechnique Fédérale de Lausanne / ams AG, Switzerland

## **B5L-D Emerging Design & Integration Techniques for Enhanced Circuit Performance**

Date: Wednesday, September 14, 2016

Time: 14:15 - 15:35

Room: 5B

Chair(s): Eric Pop; *Stanford University*

Piotr Grabiec; *ITE*

### **Heterogeneously Integrated Program Voltage Generator for 1.0V Operation NAND Flash with Best Mix & Match of Standard CMOS Process and NAND Flash Process ..... 67**

Masahiro Tanaka, Kota Tsurumi, Tomoya Ishii, Ken Takeuchi

*Chuo University, Japan*

### **A Highly Tunable 65-nm CMOS LIF Neuron for a Large Scale Neuromorphic System ..... 71**

Syed Ahmed Aamir, Paul Müller, Andreas Hartel, Johannes Schemmel, Karlheinz Meier

*Ruprecht-Karls-Universität Heidelberg, Germany*

### **Delay Partitioning Helps Reducing Variability in 3DVLSI ..... 75**

Alexandre Ayres<sup>2</sup>, Olivier Rozeau<sup>1</sup>, Bertrand Borot<sup>2</sup>, Laurent Fesquet<sup>3</sup>, Maud Vinet<sup>1</sup>

<sup>1</sup>CEA-Leti, France; <sup>2</sup>STMicroelectronics, France; <sup>3</sup>Université Grenoble-Alpes, France

### **20.3dB 0.39mW AM Detector with Single-Transistor Active Inductor in Bendable a-IGZO TFT ..... 79**

Tilo Meister<sup>2</sup>, Koichi Ishida<sup>2</sup>, Reza Shabanpour<sup>2</sup>, Bahman K. Boroujeni<sup>2</sup>, Corrado Carta<sup>2</sup>, Niko Münzenrieder<sup>1</sup>, Luisa Petti<sup>1</sup>, Giuseppe Cantarella<sup>1</sup>, Giovanni Antonio Salvatore<sup>1</sup>, Gerhard Tröster<sup>1</sup>, Frank Ellinger<sup>2</sup>

<sup>1</sup>Eidgenössische Technische Hochschule Zürich, Switzerland; <sup>2</sup>Technische Universität Dresden, Germany

## **C5L-E Sensors and Circuits for Ubiquitous Sensing**

Date: Thursday, September 15, 2016  
Time: 14:35 - 16:35  
Room: 5C  
Chair(s): Ralf Brederlow; *Texas Instruments*  
Mirjana Banjevic; *Sensirion*

### **INVITED: History, Present State-of-Art and Future of Incremental ADCs ..... 83**

Chia-Hung Chen, Yi Zhang, Gabor Temes  
*Oregon State University, United States*

### **A Wearable ECG Monitoring Device with Flexible Embedded Denoising and Compression ..... 87**

Chenyu Wang, Han Jin, Yajie Qin, Li-Rong Zheng  
*Fudan University, China*

### **A 9.8b-ENOB 5.5fJ/Step Fully-Passive Compressive Sensing SAR ADC for WSN Applications..... 91**

Wenjuan Guo, Nan Sun  
*University of Texas at Austin, United States*

### **Energy Performance of Nonvolatile Power-Gating SRAM Using SOTB Technology ..... 95**

Yusuke Shuto, Shuu'Ichirou Yamamoto, Satoshi Sugahara  
*Tokyo Institute of Technology, Japan*

### **INVITED: Development of High Sensitivity CMOS-MEMS Inertia Sensor and its Application to Early-Stage Diagnosis of Parkinson's Disease..... 99**

Kazuya Masu, Daisuke Yamane, Katuyuki Machida, Masato Sone, Yoshihiro Miyake  
*Tokyo Institute of Technology, Japan*



## **A2L-G Multimedia SoCs**

Date: Tuesday, September 13, 2016  
Time: 10:05 - 11:45  
Room: 2BC  
Chair(s): Hannu Tenhunen; *KTH Royal Institute of Technology*  
Tobias Noll; *RWTH Aachen*

### **Motion-Vector Estimation and Cognitive Classification on an Image Sensor/Processor 3D Stacked System Featuring ThruChip Interfaces..... 105**

Tetsuya Asai<sup>1</sup>, Masafumi Mori<sup>1</sup>, Toshiyuki Itou<sup>1</sup>, Yasuhiro Take<sup>2</sup>, Masayuki Ikebe<sup>1</sup>,  
Tadahiro Kuroda<sup>2</sup>, Masato Motomura<sup>1</sup>  
<sup>1</sup>*Hokkaido University, Japan*; <sup>2</sup>*Keio University, Japan*

### **A 2.6mm<sup>2</sup> 0.19nJ/Pixel VP9 and Multi-Standard Decoder LSI for Android 4K TV Applications..... 109**

Chi-Cheng Ju, Tsu-Ming Liu, Yung-Chang Chang, Chih-Ming Wang, Chia-Yun Cheng,  
Hue-Min Lin, Chun-Chia Chen, Min-Hao Chiu, Ping Chao, Ming-Long Wu, Meng-Jye Hu,  
Sheng-Jen Wang, Che-Hong Chen, Shun-Hsiang Chuang, Hsiu-Yi Lin, Fu-Chun Yeh,  
Chia-Hung Kao, Yi-Chang Chen, Chia-Lin Ho, Yenchieh Huang, Hsiao-En Chen, Chih-  
Wen Yang, Hsuan-Wen Peng  
*Mediatek Inc., Taiwan*

### **An Energy-Scalable Accelerator for Blind Image Deblurring..... 113**

Priyanka Raina, Mehul Tikekar, Anantha Chandrakasan  
*Massachusetts Institute of Technology, United States*

### **An 8.3mW 1.6Msamples/s Multi-Modal Event-Driven Speech Enhancement Processor for Robust Speech Recognition in Smart Glasses ..... 117**

Jinmook Lee, Seongwook Park, Injoon Hong, Hoi-Jun Yoo  
*Korea Advanced Institute of Science and Technology, Korea*

## **A2L-H Wireless Systems**

Date: Tuesday, September 13, 2016

Time: 10:05 - 11:45

Room: 1A

Chair(s): Giuseppe Gramegna; *Huawei Technologies*  
Dominique Morche; *CEA*

### **An 802.11a/b/g/n/ac WLAN Transceiver for 2×2 MIMO and Simultaneous Dual-Band Operation with +29 dBm Psat Integrated Power Amplifiers ..... 121**

Shing Tak Yan, Lu Ye, Hongbing Wu, Raghavendra Kulkarni, Edward Myers, Hsieh-Chih Shih, Shadi Saberi, Darshan Kadia, Dizle Ozis, Lei Zhou, Eric Middleton, Joo Leong Julian Tham  
*Broadcom Corporation, United States*

### **A 0.9-1.2V Supplied, 2.4GHz Bluetooth Low Energy 4.0/4.2 and 802.15.4 Transceiver SoC Optimized for Battery Life..... 125**

Xiaoyan Wang, Johan Van Den Heuvel, Gert-Jan van Schaik, Chuang Lu, Yumign He, Ao Ba, Ben Busze, Ming Ding, Yao-Hong Liu, Nick Winkel, Menno Wildeboer, Christian Bachmann, Kathleen Philips  
*Holst Centre / IMEC-NL, Netherlands*

### **A 51.4 Mb/s FSK Transmitter Employing a Phase Domain Digital Synthesizer with 1.5 $\mu$ s Start-Up for Energy Efficient Duty Cycling..... 129**

Raghavasimhan Thirunarayanan<sup>3</sup>, David Ruffieux<sup>2</sup>, Nicola Scolari<sup>1</sup>, Christian Enz<sup>3</sup>  
<sup>1</sup>*Centre Suisse d'Électronique et de Microtechnique SA, Switzerland*; <sup>2</sup>*CSEM SA, Switzerland*; <sup>3</sup>*École Polytechnique Fédérale de Lausanne, Switzerland*

### **An Energy Harvested Ultra-Low Power Transceiver for Internet of Medical Things ..... 133**

Yashar Rajavi<sup>2</sup>, Mazhareddin Taghivand<sup>1</sup>, Kamal Aggarwal<sup>1</sup>, Andrew Ma<sup>2</sup>, Ada S. Y. Poon<sup>2</sup>  
<sup>1</sup>*Qualcomm, United States*; <sup>2</sup>*Stanford University, United States*

### **A 433 MHz 54 $\mu$ W OOK/FSK/PSK Compatible Wake-Up Receiver with 11 $\mu$ W Low-Power Mode Based on Injection-Locked Oscillator..... 137**

Shih-En Chen, Kuang-Wei Cheng  
*National Cheng Kung University, Taiwan*

**A2L-J****Analog I**

Date: Tuesday, September 13, 2016  
Time: 10:05 - 11:45  
Room: 1BC  
Chair(s): Andrei Vladimirescu; *ISEP*  
Pieter Harpe; *TU Eindhoven*

**A 500MHz-BW -52.5dB-THD Voltage-to-Time Converter Utilizing a Two-Step Transition Inverter..... 141**

Takuji Miki<sup>1</sup>, Noriyuki Miura<sup>1</sup>, Kento Mizuta<sup>1</sup>, Shiro Dosho<sup>2</sup>, Makoto Nagata<sup>1</sup>

<sup>1</sup>Kobe University, Japan; <sup>2</sup>Tokyo Institute of Technology, Japan

**A Digital Delay Line with Coarse/Fine Tuning Through Gate/Body Biasing in 28nm FDSOI..... 145**

Ilias Sourikopoulos<sup>3</sup>, Antoine Frappé<sup>1</sup>, Andreia Cathelin<sup>2</sup>, Laurent Clavier<sup>3</sup>, Andreas Kaiser<sup>1</sup>

<sup>1</sup>Institut Matériaux Microélectronique Nanosciences de Provence / l'Institut Supérieur d'Électronique, France; <sup>2</sup>STMicroelectronics, France; <sup>3</sup>Université Lille1, France

**A 1.66-nW/kHz, 32.7-kHz, 99.5ppm/°C Fully Integrated Current-Mode RC Oscillator for Real-Time Clock Applications with PVT Stability..... 149**

Hiroki Asano, Tetsuya Hirose, Keishi Tsubaki, Taro Miyoshi, Toshihiro Ozaki, Nobutaka Kuroki, Masahiro Numa

Kobe University, Japan

**A  $\Sigma\Delta$  Sense Chain Using Chopped Integrators for Ultra-Low-Noise MEMS System ..... 153**

Christian Fraisse, Angelo Nagari

STMicroelectronics, France

**A 82nW Chaotic-Map True Random Number Generator Based on Sub-Ranging SAR ADC..... 157**

Minseo Kim, Unsoo Ha, Yongsu Lee, Kyuho Jason Lee, Hoi-Jun Yoo

Korea Advanced Institute of Science and Technology, Korea

## **A3L-G Data Converter Techniques**

Date: Tuesday, September 13, 2016  
Time: 13:15 - 15:05  
Room: 2BC  
Chair(s): Kofi Makinwa; *TU Delft*  
Angelo Nagari; *STMicroelectronics*

### **INVITED: Data Converter Reflections: 19 Papers from the Last Ten Years That Deserve a Second Look..... 161**

David Robertson<sup>1</sup>, Aaron Buchwald<sup>2</sup>, Michael Flynn<sup>6</sup>, Hae-Sun Lee<sup>3</sup>, Un-Ku Moon<sup>4</sup>, Boris Murmann<sup>5</sup>

<sup>1</sup>Analog Devices, United States; <sup>2</sup>Inphi Corp, United States; <sup>3</sup>Massachusetts Institute of Technology, United States; <sup>4</sup>Oregon State University, United States; <sup>5</sup>Stanford University, United States; <sup>6</sup>University of Michigan, United States

### **A 0.065mm<sup>2</sup> 19.8mW Single Channel Calibration-Free 12b 600MS/s ADC in 28nm UTBB FDSOI Using FBB ..... 165**

Ashish Kumar, Chandrajit Debnath, Pratap Singh, Vivek Bhatia, Shivani Chaudhary, Vigyan Jain, Stephane Letual, Rakesh Malik  
*STMicroelectronics, France; STMicroelectronics, India*

### **A 12b 180MS/s 0.068mm<sup>2</sup> Pipelined-SAR ADC with Merged-Residue DAC for Noise Reduction ..... 169**

Jianyu Zhong, Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins  
*University of Macau, China*

### **A 12 Bit, 2-Ms/S, 0.016-mm<sup>2</sup> Column-Parallel Readout Cyclic ADC, Having 50% Reduced Slew Rate Requirement Due to Feed-Forward Spike Eliminator..... 173**

Saikrishna Ganta<sup>1</sup>, Alfredo Tomasini<sup>3</sup>, Ajay Taparia<sup>2</sup>, Taehee Cho<sup>3</sup>, Mandar Kulkarni<sup>3</sup>, Ozan Erdogan<sup>3</sup>

<sup>1</sup>Bosch Sensortec, United States; <sup>2</sup>Qualcomm Inc, United States; <sup>3</sup>Synaptics Inc, United States

### **A Compiled 3.5fJ/Conv.Step 9b 20MS/s SAR ADC for Wireless Applications in 28nm FDSOI..... 177**

Carsten Wulff, Trond Ytterdal  
*Norwegian University of Science and Technology, Norway*

## **A3L-H RF and mmWave Amplifiers**

Date: Tuesday, September 13, 2016

Time: 13:15 - 14:55

Room: 1A

Chair(s): Domine Leenarts; *NXP Semiconductors*  
Jussi Ryyänen; *Helsinki University of Technology*

### **A 65nm CMOS Wideband TDD Front-End with Integrated T/R Switching via PA Re-Use ..... 181**

Xiao Xiao, Amanda Pratt, Ali Niknejad, Elad Alon, Borivoje Nikolić  
*University of California, Berkeley, United States*

### **A Tunable Gain and Tunable Band Active Balun LNA for IEEE 802.11ac WLAN Receivers ..... 185**

Suchendranath Popuri<sup>1</sup>, Vijaya Sankara Rao Pasupureddi<sup>2</sup>, Johannes Sturm<sup>2</sup>  
<sup>1</sup>*Carinthia University of Applied Sciences: FH-Kärnten, Austria*; <sup>2</sup>*Fachhochschule  
Kärnten, Austria*

### **A Recursive House-of-Cards Digital Power Amplifier Employing a $\lambda/4$ -Less Doherty Power Combiner in 65nm CMOS ..... 189**

Loai Salem<sup>1</sup>, James Buckwalter<sup>2</sup>, Patrick Mercier<sup>1</sup>  
<sup>1</sup>*University of California San Diego, United States*; <sup>2</sup>*University of California, Santa  
Barbara, United States*

### **A 200-225 GHz SiGe Power Amplifier with Peak Psat of 9.6 dBm Using Wideband Power Combination..... 193**

Neelanjan Sarmah<sup>2</sup>, Klaus Aufinger<sup>1</sup>, Rudolf Lachner<sup>1</sup>, Ullrich R Pfeiffer<sup>2</sup>  
<sup>1</sup>*Infineon Technologies AG, Germany*; <sup>2</sup>*Universität Wuppertal, Germany*

## **A3L-J Digital Frequency Synthesizers**

Date: Tuesday, September 13, 2016

Time: 13:15 - 14:55

Room: 1BC

Chair(s): Bogdan Staszewski; *TU Delft*

Martin Flatscher; *Infineon*

### **An LC-DCO Based Synthesizable Injection-Locked PLL with an FoM of -250.3dB ..... 197**

Dongsheng Yang, Wei Deng, Bangan Liu, Teerachot Siriburanon, Kenichi Okada, Akira Matsuzawa

*Tokyo Institute of Technology, Japan*

### **A Fractional-N, All-Digital Injection-Locked PLL with Wide Tuning Range Digitally Controlled Ring Oscillator and Bang-Bang Phase Detection for Temperature**

### **Tracking in 40nm CMOS ..... 201**

Werner Grollitsch, Roberto Nonis

*Infineon Technologies Austria AG, Austria*

### **A 2 GHz 3.1 mW Type-I Digital Ring-Based PLL ..... 205**

Zule Xu, Anugerah Firdauzi, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa

*Tokyo Institute of Technology, Japan*

### **A 3.5-6.8GHz Wide-Bandwidth DTC-Assisted Fractional-N All-digital PLL with a MASH $\Delta\Sigma$ TDC for Low in-Band Phase Noise..... 209**

Ying Wu<sup>2</sup>, Mina Shahmohammadi<sup>2</sup>, Yue Chen<sup>2</sup>, Ping Lu<sup>1</sup>, Robert Bogdan Staszewski<sup>2</sup>

<sup>1</sup>*Lund University, Sweden;* <sup>2</sup>*Technische Universiteit Delft, Netherlands*

### **Interference-Induced DCO Spur Mitigation for Digital Phase Locked Loop in 65-nm CMOS ..... 213**

Cheng-Ru Ho, Mike Shuo-Wei Chen

*University of Southern California, United States*

## **A6L-G Systems for Imaging and Biomedical**

Date: Tuesday, September 13, 2016

Time: 16:20 - 18:10

Room: 2BC

Chair(s): Angel Rodríguez-Vázquez; *Universidad de Sevilla*  
Matteo Perenzoni; *Fondazione Bruno Kessler*

### **An Array of Fully-Integrated Quadrature TX/RX NMR Field Probes for MRI Trajectory Mapping ..... 217**

Jonas Handwerker<sup>2</sup>, Michael Eder<sup>3</sup>, Marta Tibiletti<sup>3</sup>, Volker Rasche<sup>3</sup>, Klaus Scheffler<sup>1</sup>,  
Joachim Becker<sup>2</sup>, Maurits Ortmanns<sup>2</sup>, Jens Anders<sup>2</sup>

<sup>1</sup>Max Planck Institute for Biological Cybernetics, Germany; <sup>2</sup>Universität Ulm, Germany;

<sup>3</sup>Universitätsklinikum Ulm, Germany

### **A Column-and-Row-Parallel CMOS Image Sensor with Thermal and 1/F Noise Suppression Techniques ..... 221**

Ha Le-Thai, Adi Xhakoni, Georges Gielen

*Katholieke Universiteit Leuven, Belgium*

### **An Impedance-Tracking Battery-Less Arbitrary-Waveform Neurostimulator with Load-Adaptive 20V Voltage Compliance ..... 225**

Hossein Kassiri, Gairik Dutta, Nima Soltani, Chang Liu, Yu Hu, Roman Genov

*University of Toronto, Canada*

### **A High-Voltage Compliant, Electrode-Invariant Neural Stimulator Front-End in 65nm Bulk-CMOS ..... 229**

Eric Pepin<sup>2</sup>, John Uehlin<sup>2</sup>, Daniel Micheletti<sup>1</sup>, Steve Perlmutter<sup>2</sup>, Jacques Rudell<sup>2</sup>

<sup>1</sup>Marvell Semiconductor, United States; <sup>2</sup>University of Washington, United States

### **INVITED: Stimulation Artifact Rejection in Closed-Loop, Distributed Neural Interfaces ..... 233**

Erik Peterson<sup>2</sup>, David Dinsmoor<sup>2</sup>, Dustin Tyler<sup>1</sup>, Timothy Denison<sup>2</sup>

<sup>1</sup>Case Western Reserve University, United States; <sup>2</sup>Medtronic, United States

## **A6L-J Sigma Delta**

Date: Tuesday, September 13, 2016  
Time: 16:20 - 18:10  
Room: 1BC  
Chair(s): Lucien Breems; *NXP Semiconductors*  
Maurits Ortmanns; *University of Ulm*

### **A 0.3 V, 49 fJ/Conv.-Step VCO-Based Delta Sigma Modulator with Self-Compensated Current Reference for Variation Tolerance ..... 237**

Neelakantan Narasimman, Tony Tae-Hyoung Kim  
*Nanyang Technological University, Singapore*

### **A 174.3dB FoM VCO-Based CT $\Delta\Sigma$ Modulator with a Fully Digital Phase Extended Quantizer and Tri-Level Resistor DAC in 130nm CMOS ..... 241**

Shaolan Li, Nan Sun  
*University of Texas at Austin, United States*

### **A Multi-Mode SC Audio $\Sigma\Delta$ Modulator for MEMS Microphones with Reconfigurable Power Consumption, Noise-Shaping Order, and DR ..... 245**

Marco Grassi<sup>3</sup>, Fabrizio Conso<sup>1</sup>, Gino Rocca<sup>1</sup>, Piero Malcovati<sup>3</sup>, Andrea Baschiroto<sup>2</sup>  
<sup>1</sup>*Epcos AG, Denmark*; <sup>2</sup>*Università degli Studi Milano-Bicocca / Istituto Nazionale di Fisica Nucleare, Italy*; <sup>3</sup>*Università di Pavia, Italy*

### **A Stability-Improved Single-Opamp Third-Order $\Sigma\Delta$ Modulator by Using a Fully-Passive Noise-Shaping SAR ADC and Passive Adder ..... 249**

Zhijie Chen, Masaya Miyahara, Akira Matsuzawa  
*Tokyo Institute of Technology, Japan*

### **A 76-dB-DR 6.8-mW 20-MHz Bandwidth CT $\Delta\Sigma$ ADC with a High-Linearity Gm-C Filter ..... 253**

Tohru Kaneko, Yuya Kimura, Koji Hirose, Masaya Miyahara, Akira Matsuzawa  
*Tokyo Institute of Technology, Japan*



## **B2L-G Energy-Efficient Processor Design**

Date: Wednesday, September 14, 2016

Time: 10:05 - 11:45

Room: 2BC

Chair(s): Atila Alvandpour; *Linköping University*  
Stefan Rusu; *Taiwan Semiconductor Manufacturing Co.*

### **A 16.07pJ/Cycle 31MHz Fully Differential Transmission Gate Logic ARM Cortex M0 Core in 40nm CMOS..... 257**

Hans Reyserhove, Wim Dehaene  
*Katholieke Universiteit Leuven, Belgium*

### **DynOR: a 32-Bit Microprocessor in 28 nm FD-SOI with Cycle-by-Cycle Dynamic Clock Adjustment..... 261**

Jeremy Constantin<sup>2</sup>, Andrea Bonetti<sup>2</sup>, Adam Teman<sup>1</sup>, Christoph Müller<sup>2</sup>, Lorenz Schmid<sup>2</sup>,  
Andreas Burg<sup>2</sup>

<sup>1</sup>*Bar-Ilan University, Israel*; <sup>2</sup>*École Polytechnique Fédérale de Lausanne, Switzerland*

### **FEOL/BEOL Wear-Out Estimator Using Stress-to-Frequency Conversion of Voltage/Temperature-Sensitive Ring Oscillators for 28nm Automotive MCUs..... 265**

Kan Takeuchi, Masaki Shimada, Takeshi Okagaki, Koji Shibutani, Koji Nii, Fumio Tsuchiya

*Renesas Electronics, Japan*

### **Sub-Microsecond Adaptive Voltage Scaling in a 28nm FD-SOI Processor SoC..... 269**

Ben Keller<sup>2</sup>, Martin Cochet<sup>1</sup>, Brian Zimmer<sup>2</sup>, Yunsup Lee<sup>2</sup>, Milovan Blagojevic<sup>1</sup>, Jaehwa Kwak<sup>2</sup>, Alberto Puggelli<sup>2</sup>, Stevo Bailey<sup>2</sup>, Pi-Feng Chiu<sup>2</sup>, Palmer Dabbelt<sup>2</sup>, Colin Schmidt<sup>2</sup>, Elad Alon<sup>2</sup>, Krste Asanović<sup>2</sup>, Borivoje Nikolić<sup>2</sup>

<sup>1</sup>*STMicroelectronics, France*; <sup>2</sup>*University of California, Berkeley, United States*

## **B2L-J Analog II**

Date: Wednesday, September 14, 2016

Time: 10:05 - 11:45

Room: 1BC

Chair(s): Hugo Veenstra; *Philips*

Patrick Yue; *Hong Kong University of Science and Technology*

### **A 40nm Bulk CMOS Line Driver for Broadband Communication ..... 273**

Jan Cools, Patrick Reynaert

*Katholieke Universiteit Leuven, Belgium*

### **A 650 V, 3 A Three-Phase Fully-Integrated BLDC Motor Driver with Charge Pump and Level Shifters ..... 277**

Valentijn De Smedt, Jef Thoné, Mike Wens

*MinDCet NV, Belgium*

### **High-Voltage Tolerant Bi-State Self-Biasing Output Driver Using Cascade Complementary Latches in Twin-Well CMOS Technology ..... 281**

Richard Jansen<sup>2</sup>, Scott Lindner<sup>1</sup>

<sup>1</sup>*École Polytechnique Fédérale de Lausanne, Switzerland;* <sup>2</sup>*European Space Agency, Netherlands*

### **A Differential Difference Amplifier with Dynamic Resistive Degeneration for MEMS Microphones ..... 285**

Andrea Barbieri, Sergio Pernici

*STMicroelectronics, Italy*

### **A 22.5MHz 21.5dBm-IIP3 4th-Order FLFB Analog Filter ..... 289**

Alessandra Pipino<sup>1</sup>, Marcello De Matteis<sup>1</sup>, Alessandro Pezzotta<sup>2</sup>, Federica Resta<sup>1</sup>, Stefano D'Amico<sup>3</sup>, Andrea Baschiroto<sup>2</sup>

<sup>1</sup>*Università degli Studi Milano-Bicocca, Italy;* <sup>2</sup>*Università degli Studi Milano-Bicocca / Istituto Nazionale di Fisica Nucleare, Italy;* <sup>3</sup>*Università del Salento, Italy*

## **B4L-G Wireline Systems**

Date: Wednesday, September 14, 2016  
Time: 14:15 - 15:55  
Room: 2BC  
Chair(s): Marc Borremans; *Telenet Group*  
Thomas Toifl; *IBM*

### **A 12-Gb/s Dual-Channel Transceiver for CMOS Image Sensor Systems ..... 293**

Sang-Hoon Kim<sup>2</sup>, Hoon Shin<sup>1</sup>, Youngkyun Jeong<sup>1</sup>, June-Hee Lee<sup>1</sup>, Jaehyuk Choi<sup>2</sup>, Jung-Hoon Chun<sup>2</sup>

<sup>1</sup>*Samsung Electronics, Korea*; <sup>2</sup>*Sungkyunkwan University, Korea*

### **A 0.5-16.3Gbps Multi-Standard Serial Transceiver with 219mW/Channel in 16nm FinFET ..... 297**

Marc Erett<sup>2</sup>, James Hudner<sup>2</sup>, Declan Carey<sup>2</sup>, Ronan Casey<sup>2</sup>, Kevin Geary<sup>2</sup>, Kay Hearne<sup>2</sup>, Pedro Neto<sup>2</sup>, Thomas Mallard<sup>2</sup>, Vikas Sooden<sup>2</sup>, Mark Smyth<sup>2</sup>, Yohan Frans<sup>1</sup>, Jay Im<sup>1</sup>, Parag Upadhyaya<sup>1</sup>, Wenfeng Zhang<sup>1</sup>, Winson Lin<sup>1</sup>, Bruce Xu<sup>1</sup>, Ken Chang<sup>1</sup>

<sup>1</sup>*Xilinx Inc, United States*; <sup>2</sup>*Xilinx Ireland, Ireland*

### **A 4-Cycle-Start-Up Reference-Clock-Less All-Digital Burst-Mode CDR Based on Cycle-Lock Gated-Oscillator with Frequency Tracking ..... 301**

Tetsuya Iizuka<sup>2</sup>, Norihito Tohge<sup>2</sup>, Satoshi Miura<sup>1</sup>, Yoshimichi Murakami<sup>1</sup>, Toru Nakura<sup>2</sup>, Kunihiro Asada<sup>2</sup>

<sup>1</sup>*THine Electronics, Inc., Japan*; <sup>2</sup>*University of Tokyo, Japan*

### **A 5-50 Gb/s Quarter Rate Transmitter with a 4-Tap Multiple-MUX Based FFE in 65 nm CMOS ..... 305**

Xuqiang Zheng<sup>1</sup>, Chun Zhang<sup>1</sup>, Fangxu Lv<sup>1</sup>, Feng Zhao<sup>2</sup>, Shigang Yue<sup>2</sup>, Ziqiang Wang<sup>1</sup>, Fule Li<sup>1</sup>, Zhihua Wang<sup>1</sup>

<sup>1</sup>*Tsinghua University, China*; <sup>2</sup>*University of Lincoln, United Kingdom*

### **A 4.1 pJ/B 25.6 Gb/s 4-PAM Reduced-State Sliding-Block Viterbi Detector in 14 nm CMOS ..... 309**

Hazar Yueksel<sup>3</sup>, Matthias Brändli<sup>2</sup>, Andreas Burg<sup>1</sup>, Giovanni Cherubini<sup>2</sup>, Roy Daron Cideciyan<sup>2</sup>, Pier Andrea Francese<sup>2</sup>, Simeon Furrer<sup>2</sup>, Marcel Kossel<sup>2</sup>, Lukas Kull<sup>2</sup>, Danny Luu<sup>4</sup>, Christian Menolfi<sup>2</sup>, Thomas Morf<sup>2</sup>, Thomas Toifl<sup>2</sup>

<sup>1</sup>*École Polytechnique Fédérale de Lausanne, Switzerland*; <sup>2</sup>*IBM Research GmbH, Switzerland*; <sup>3</sup>*IBM Research GmbH / École Polytechnique Fédérale de Lausanne, Switzerland*; <sup>4</sup>*IBM Research GmbH / Eidgenössische Technische Hochschule Zürich, Switzerland*

## **B4L-H Power Management Techniques**

Date: Wednesday, September 14, 2016

Time: 14:15 - 15:55

Room: 1A

Chair(s): Lauri Koskinen; *University of Turku*  
Drago Strle; *University of Ljubljana*

### **A ZVS Resonant Receiver with Maximum Efficiency Tracking for Device-to-Device Wireless Charging..... 313**

Nachiket Desai, Anantha Chandrakasan

*Massachusetts Institute of Technology, United States*

### **A 130nm Hybrid Low Dropout Regulator Based on Switched Mode Control for Digital Load Circuits ..... 317**

Saad Bin Nasir<sup>1</sup>, Shreyas Sen<sup>2</sup>, Arijit Raychowdhury<sup>1</sup>

<sup>1</sup>*Georgia Institute of Technology, United States*; <sup>2</sup>*Purdue University, United States*

### **UVFR: a Unified Voltage and Frequency Regulator with 500MHz/0.84V to 100KHz/0.27V Operating Range, 99.4% Current Efficiency and 27% Supply Guardband Reduction..... 321**

Samantak Gangopadhyay<sup>1</sup>, Saad Bin Nasir<sup>1</sup>, Ashwin Subramanian<sup>1</sup>, Visvesh Sathe<sup>2</sup>, Arijit Raychowdhury<sup>1</sup>

<sup>1</sup>*Georgia Institute of Technology, United States*; <sup>2</sup>*University of Washington, United States*

### **Gate Driver with 10 / 15ns in-Transition Variable Drive Current and 60% Reduced Current Dip ..... 325**

Alexis Schindler<sup>1</sup>, Benno Koepl<sup>2</sup>, Ansgar Pottbaecker<sup>2</sup>, Markus Zannoth<sup>2</sup>, Bernhard Wicht<sup>1</sup>

<sup>1</sup>*Hochschule Reutlingen, Germany*; <sup>2</sup>*Infineon Technologies AG, Germany*

## **B4L-J Frequency Synthesis Techniques**

Date: Wednesday, September 14, 2016  
Time: 14:15 - 15:55  
Room: 1BC  
Chair(s): Andrea Bevilacqua; *University of Padova*  
Antoine Frappe; *ISEN Lille*

### **INVITED: Bang-Bang Digital PLLs ..... 329**

Salvatore Levantino  
*Politecnico di Milano, Italy*

### **A 0.2-11.7GHz, High Accuracy Injection-Locking Multi-Phase Generation with Mixed Analog/Digital Calibration Loops in 28nm FDSOI CMOS ..... 335**

Gabriele Anzalone<sup>2</sup>, Enrico Monaco<sup>1</sup>, Guido Albasini<sup>1</sup>, Simone Erba<sup>1</sup>, Andrea Mazzanti<sup>2</sup>  
<sup>1</sup>STMicroelectronics, Italy; <sup>2</sup>Università di Pavia, Italy

### **A 0.0175mm<sup>2</sup> 600μW 32kHz Input 307MHz Output PLL with 190psrms Jitter in 28nm FD-SOI..... 339**

Abhirup Lahiri, Nitin Gupta  
*STMicroelectronics, India*

### **A 80 nW, 32 kHz Charge-Pump Based Ultra Low Power Oscillator with Temperature Compensation ..... 343**

Markus Scholl, Ye Zhang, Ralf Wunderlich, Stefan Heinen  
*Rheinisch-Westfälische Technische Hochschule Aachen, Germany*

### **A ΔΣ TDC with Sub-ps Resolution for PLL Built-in Phase Noise Measurement..... 347**

Wei-Zen Chen, Po-I Kuo  
*National Chiao Tung University, Taiwan*

## **B8L-G RF Filtering and Beamforming**

Date: Wednesday, September 14, 2016

Time: 16:20 - 17:40

Room: 2BC

Chair(s): Peter Baltus; *Eindhoven University of Technology*  
Patrick Reynaert; *Katholieke Universiteit Leuven*

### **Self-Aligned Open-Loop Local Quadrature Phase Generator ..... 351**

Michael Kalcher, Daniel Gruber, Davide Ponton  
*Intel Austria, Austria*

### **A 1GHz Signal Bandwidth 4-Channel-I/Q Polyphase-FFT Filter Bank ..... 355**

Hundo Shin, Ramesh Harjani  
*University of Minnesota Twin Cities, United States*

### **An Easily Extendable FFT Based Four-Channel, Four-Beam Receiver with Progressive Partial Spatial Filtering in 65nm ..... 359**

Qingrui Meng, Ramesh Harjani  
*University of Minnesota Twin Cities, United States*

### **A 15.5–39GHz BiCMOS VGA with Phase Shift Compensation for 5G Mobile Communication Transceivers ..... 363**

Fabio Padovan<sup>1</sup>, Marc Tiebout<sup>1</sup>, Andrea Neviani<sup>2</sup>, Andrea Bevilacqua<sup>2</sup>  
<sup>1</sup>*Infineon Technologies AG, Austria*; <sup>2</sup>*Università degli Studi di Padova, Italy*

## **B8L-J High-Performance Frequency Generators**

Date: Wednesday, September 14, 2016  
Time: 16:20 - 17:40  
Room: 1BC  
Chair(s): Kenichi Okada; *Tokyo Inst. of Technology*  
Alexandre Siligaris; *CEA*

### **INVITED: Design of Broadband mm-Wave and THz Frequency Doublers..... 367**

Hamidreza Aghasi, Ehsan Afshari  
*Cornell University, United States*

### **A Multi-Core VCO and a Frequency Quadrupler for E-Band Adaptive-Modulation Links in 55nm BiCMOS ..... 373**

Lorenzo Iotti, Andrea Mazzanti, Francesco Svelto  
*Università di Pavia, Italy*

### **A 1~1.5 GHz Capacitive Coupled Inductor-Less Multi-Ring Oscillator with Improved Phase Noise ..... 377**

Ruixin Wang, Fa Foster Dai  
*Auburn University, United States*

### **An 85-GHz Fully Integrated All Digital Fractional Frequency Synthesizer for E-Band Backhaul and Radar Applications in 55-nm BiCMOS ..... 381**

Marc Houdebine, Emmanuel Chataigner, Renald Boulestin, Christophe Grundrich, Davy Thevenet, Sebastien Pruvost, Hani Sherry, Fulvien Colmagro, Frederic Bailleul, Sebastien Dedieu  
*STMicroelectronics, France*

## **B9L-H Sensors and MEMS Interfaces**

Date: Wednesday, September 14, 2016

Time: 16:20 - 18:00

Room: 1A

Chair(s): Hanspeter Schmid; *FHNW*  
Roland Thewes; *TU Berlin*

### **A 55fJ/Conv-Step Hybrid SAR-VCO $\Delta\Sigma$ Capacitance-to-Digital Converter in 40nm CMOS ..... 385**

Arindam Sanyal, Nan Sun

*University of Texas at Austin, United States*

### **An Energy-Efficient 17-Bit Noise-Shaping Dual-Slope Capacitance-to-Digital Converter for MEMS Sensors ..... 389**

Javier Perez Sanjurjo<sup>2</sup>, Enrique Prefasi<sup>2</sup>, Cesare Buffa<sup>1</sup>, Richard Gaggi<sup>1</sup>

<sup>1</sup>*Infineon Technologies AG, Austria*; <sup>2</sup>*Universidad Carlos III de Madrid, Spain*

### **A 2 MS/s 10A Hall Current Sensor SoC with Digital Compressive Sensing Encoder in 0.16 $\mu\text{m}$ BCD ..... 393**

Marco Crescentini<sup>4</sup>, Michele Biondi<sup>4</sup>, Marco Bennati<sup>4</sup>, Paolo Alberti<sup>4</sup>, Giulia Luciani<sup>4</sup>, Cinzia Tamburini<sup>4</sup>, Matteo Pizzotti<sup>4</sup>, Aldo Romani<sup>4</sup>, Marco Tartagni<sup>4</sup>, David Bellasi<sup>1</sup>, Davide Rossi<sup>4</sup>, Luca Benini<sup>2</sup>, Marco Marchesi<sup>3</sup>, Domenico Cristaudo<sup>3</sup>, Roberto Canegallo<sup>3</sup>

<sup>1</sup>*Eidgenössische Technische Hochschule Zürich, Switzerland*; <sup>2</sup>*Eidgenössische Technische Hochschule Zürich & Università di Bologna, Switzerland*;

<sup>3</sup>*STMicroelectronics, Italy*; <sup>4</sup>*Università di Bologna, Italy*

### **A Hybrid Multi-Path CMOS Magnetic Sensor with 76 ppm/°C Sensitivity Drift ..... 397**

Junfeng Jiang, Kofi Makinwa

*Technische Universiteit Delft, Netherlands*

### **A High-Gain, Low-Noise Switched Capacitor Readout for FET-Based THz Detectors ..... 401**

Muhammad Ali<sup>2</sup>, Matteo Perenzoni<sup>1</sup>, David Stoppa<sup>1</sup>

<sup>1</sup>*Fondazione Bruno Kessler, Italy*; <sup>2</sup>*Università degli Studi di Trento, Italy*



## **C3L-G SAR ADC**

Date: Thursday, September 15, 2016  
Time: 10:05 - 11:45  
Room: 2BC  
Chair(s): Claudius Dan; *Politehnica University of Bucharest*  
Piero Malcovati; *University of Pavia*

### **A 12b-ENOB 61 $\mu$ W Noise-Shaping SAR ADC with a Passive Integrator ..... 405**

Wenjuan Guo, Nan Sun  
*University of Texas at Austin, United States*

### **A 7.1fJ/Conv.-Step 88dB-SFDR 12b SAR ADC with Energy-Efficient Swap-to-Reset..... 409**

Maoqiang Liu, Arthur van Roermund, Pieter Harpe  
*Technische Universiteit Eindhoven, Netherlands*

### **A 10-b 750 $\mu$ W 200MS/s Fully Dynamic Single-Channel SAR ADC in 40nm CMOS ..... 413**

Xiyuan Tang, Long Chen, Jeonggoo Song, Nan Sun  
*University of Texas at Austin, United States*

### **A 1.4mW 8b 350MS/s Loop-Unrolled SAR ADC with Background Offset Calibration in 40nm CMOS..... 417**

Kareem Ragab, Nan Sun  
*University of Texas at Austin, United States*

### **An 8-Bit 0.7-GS/s Single Channel Flash-SAR ADC in 65-nm CMOS Technology ..... 421**

Dante Gabriel Muratore<sup>1</sup>, Alper Akdikmen<sup>1</sup>, Edoardo Bonizzoni<sup>1</sup>, Franco Maloberti<sup>1</sup>, U-Fat Chio<sup>2</sup>, Sai-Weng Sin<sup>2</sup>, Rui Paulo Martins<sup>2</sup>  
<sup>1</sup>*Università di Pavia, Italy*; <sup>2</sup>*University of Macau, Macau*

## **C3L-H Memory Design**

Date: Thursday, September 15, 2016  
Time: 10:05 - 11:45  
Room: 1A  
Chair(s): Sylvain Clerc; *STMicroelectronics*  
Wim Dehaene; *KU Leuven*

### **Register File Circuits and Post-Deployment Framework to Monitor Aging Effects in Field ..... 425**

Teng Yang, Peter Kinget, Mingoo Seok  
*Columbia University, United States*

### **A 128 Kb Single-Bitline 8.4 fJ/Bit 90MHz at 0.3V 7T Sense-Amplifierless SRAM in 28 nm FD-SOI..... 429**

Babak Mohammadi<sup>1</sup>, Oskar Andersson<sup>1</sup>, Joseph Nguyen<sup>2</sup>, Lorenzo Ciampolini<sup>2</sup>, Andreia Cathelin<sup>2</sup>, Joachim Neves Rodrigues<sup>1</sup>

<sup>1</sup>*Lund University, Sweden*; <sup>2</sup>*STMicroelectronics, France*

### **A 0.36V 128Kb 6T SRAM with Energy-Efficient Dynamic Body-Biasing and Output Data Prediction in 28nm FDSOI..... 433**

Avishek Biswas, Anantha Chandrakasan  
*Massachusetts Institute of Technology, United States*

### **An 8T SRAM with BTI-Aware Stability Monitor and Two-Phase Write Operation for Cell Stability Improvement in 28-nm FDSOI ..... 437**

Zhao Chuan Lee, Mohammed Sultan Mohammed Siddiqui, Zhi Hui Kong, Tony Tae-Hyoung Kim

*Nanyang Technological University, Singapore*

## **C3L-J DC-DC Converters**

Date: Thursday, September 15, 2016  
Time: 10:05 - 11:45  
Room: 1BC  
Chair(s): Christoph Sandner; *Infineon Technologies*

### **A Digitally-Controlled 2-/3-Phase 6-Ratio Switched-Capacitor DC-DC Converter with Adaptive Ripple Reduction and Efficiency Improvements..... 441**

Junmin Jiang<sup>1</sup>, Yan Lu<sup>2</sup>, Wing-Hung Ki<sup>1</sup>

<sup>1</sup>*Hong Kong University of Science and Technology, Hong Kong*; <sup>2</sup>*University of Macau, Macau*

### **MIMO Switched-Capacitor Converter Using Only Parasitic Capacitance with Scalable Parasitic Charge Redistribution..... 445**

Nicolas Butzen, Michiel Steyaert  
*Katholieke Universiteit Leuven, Belgium*

### **A 120/230 Vrms-to-3.3V Micro Power Supply with a Fully Integrated 17V SC DCDC Converter ..... 449**

Daniel Lutz, Peter Renz, Bernhard Wicht  
*Hochschule Reutlingen, Germany*

### **An Integrated Inductive VR with a 250MHz All-Digital Multisampled Compensator and on-Chip Auto-Tuning of Coefficients in 130nm CMOS ..... 453**

Monodeep Kar<sup>1</sup>, Arvind Singh<sup>1</sup>, Anand Rajan<sup>2</sup>, Vivek De<sup>2</sup>, Saibal Mukhopadhyay<sup>1</sup>

<sup>1</sup>*Georgia Institute of Technology, United States*; <sup>2</sup>*Intel, United States*

## **C5L-G Digital Circuit Techniques**

Date: Thursday, September 15, 2016

Time: 14:35 - 16:25

Room: 2BC

Chair(s): Tobias Gemmeke; *IMEC*  
Shidhartha Das; *ARM Holdings*

### **0.89 mW on-Chip Jitter-Measurement Circuit for High Speed Clock with Sub-Picosecond Resolution..... 457**

Enkhbayasgalan Gantsog, Deyu Liu, Alyssa Apsel  
*Cornell University, United States*

### **A 690mV 4.4Gbps/Pin All-Digital LPDDR4 PHY in 10nm FinFET Technology..... 461**

Kwanyeob Chae, Jongryun Choi, Shinyoung Yi, Won Lee, Sanghoon Joo, Hyunhyuck Kim, Hyungkwon Yi, Yoonjee Nam, Jinho Choi, Sanghune Park, Sanghyun Lee  
*Samsung Electronics, Korea*

### **Approximate 32-Bit Floating-Point Unit Design with 53% Power-Area Product Reduction ..... 465**

Vincent Camus<sup>1</sup>, Jeremy Schlachter<sup>1</sup>, Christian Enz<sup>1</sup>, Michael Gautschi<sup>2</sup>, Frank Gurkaynak<sup>2</sup>  
<sup>1</sup>*École Polytechnique Fédérale de Lausanne, Switzerland*; <sup>2</sup>*Eidgenössische Technische Hochschule Zürich, Switzerland*

### **A 1 Tb/s/mm<sup>2</sup> Inductive-Coupling Side-by-Side Chip Link ..... 469**

So Hasegawa, Junichiro Kadomoto, Atsutake Kosuge, Tadahiro Kuroda  
*Keio university, Japan; Keio University , Japan*

### **Supply Boosting for High-Performance Processors in Flip-Chip Packages..... 473**

Nathaniel Pinckney, Dennis Sylvester, David Blaauw  
*University of Michigan, United States*

## **C5L-H High Speed Optical**

Date: Thursday, September 15, 2016

Time: 14:35 - 16:05

Room: 1A

Chair(s): Filip Tavernier; *Catholic University of Leuven*  
Peter Kennedy; *University College Cork*

### **INVITED: Design Considerations for 50G+ Backplane Links ..... 477**

Thomas Toifl<sup>1</sup>, Matthias Brändli<sup>1</sup>, Alessandro Cevrero<sup>4</sup>, Pier Andrea Francese<sup>1</sup>, Marcel Kossel<sup>1</sup>, Lukas Kull<sup>1</sup>, Danny Luu<sup>3</sup>, Christian Menolfi<sup>1</sup>, Thomas Morf<sup>1</sup>, Ilter özkaya<sup>4</sup>, Hazar Yueksel<sup>2</sup>

<sup>1</sup>IBM Research GmbH, Switzerland; <sup>2</sup>IBM Research GmbH / École Polytechnique Fédérale de Lausanne, Switzerland; <sup>3</sup>IBM Research GmbH / Eidgenössische Technische Hochschule Zürich, Switzerland; <sup>4</sup>International Business Machines Corporation, Switzerland

### **An 18Gbps Polymer Microwave Fiber (PMF) Communication Link in 40nm CMOS ..... 483**

Niels Van Thienen, Yang Zhang, Maxime De Wit, Patrick Reynaert  
*Katholieke Universiteit Leuven, Belgium*

### **A Wideband Monolithically Integrated Photonic Receiver in 0.25- $\mu$ m SiGe:C BiCMOS Technology ..... 487**

Mohamed Eissa<sup>1</sup>, Ahmed Awny<sup>1</sup>, Georg Winzer<sup>1</sup>, Marcel Kroh<sup>1</sup>, Stefan Lischke<sup>1</sup>, Dieter Knoll<sup>1</sup>, Lars Zimmermann<sup>1</sup>, Dietmar Kissinger<sup>3</sup>, Cagri Ulusoy<sup>2</sup>

<sup>1</sup>Leibniz-Institut für innovative Mikroelektronik, Germany; <sup>2</sup>Leibniz-Institut für innovative Mikroelektronik / Michigan State University, Germany; <sup>3</sup>Leibniz-Institut für innovative Mikroelektronik / Technische Universität Berlin, Germany

### **A 12Gb/s, 8.6 $\mu$ App Input Sensitivity, Monolithic-Integrated Fully Differential Optical Receiver in CMOS 45nm SOI Process ..... 491**

Nandish Mehta<sup>1</sup>, Chen Sun<sup>1</sup>, Mark Wade<sup>2</sup>, Sen Lin<sup>1</sup>, Milos Popović<sup>2</sup>, Vladimir Stojanović<sup>1</sup>

<sup>1</sup>University of California, Berkeley, United States; <sup>2</sup>University of Colorado, Boulder, United States

## **C5L-J Energy Harvesting**

Date: Thursday, September 15, 2016  
Time: 14:35 - 16:35  
Room: 1BC  
Chair(s): Drago Strle; *University of Ljubljana*

### **Phase and Frequency Self-Configurable Efficient Low Voltage Harvester for Zero Power Wearable Devices ..... 495**

Milad Ataei, Alexis Boegli, Pierre-André Farine  
*École Polytechnique Fédérale de Lausanne, Switzerland*

### **Time Slot Optimization Algorithm for Multisource Energy Harvesting Systems..... 499**

Sung-Youb Jung<sup>1</sup>, Myeongjae Park<sup>2</sup>, Minbok Lee<sup>1</sup>, Joonseok Yang<sup>1</sup>, Jaeha Kim<sup>1</sup>  
<sup>1</sup>*Seoul National University, Korea*; <sup>2</sup>*SK hynix Inc., Korea*

### **A Time-Based Self-Adaptive Energy-Harvesting MPPT with 5.1-μW Power Consumption and a Wide Tracking Range of 10-μA to 1-Ma..... 503**

Karim Rawy, Felix George, Dominic Maurath, Tony Tae-Hyoung Kim  
*Nanyang Technological University, Singapore*

### **Reconfigurable 96×128 Active Pixel Sensor with 2.1μW/mm<sup>2</sup> Power Generation and Regulated Multi-Domain Power Delivery for Self-Powered Imaging..... 507**

Khondker Ahmed, Mohammad Amir, Jonghwan Ko, Saibal Mukhopadhyay  
*Georgia Institute of Technology, United States*