

# **2016 Euromicro Conference on Digital System Design (DSD 2016)**

**Limassol, Cyprus  
31 August – 2 September 2016**



**IEEE Catalog Number: CFP16291-POD  
ISBN: 978-1-5090-2818-4**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16291-POD
ISBN (Print-On-Demand):	978-1-5090-2818-4
ISBN (Online):	978-1-5090-2817-7

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# **2016 Euromicro Conference on Digital System Design**

## **DSD 2016**

### **Table of Contents**

<b>Message from the General Chair</b> .....	xiv
<b>Message from the Program Chairs</b> .....	xv
<b>Organizing Committee</b> .....	xvi
<b>Program Committee</b> .....	xviii
<b>Additional Reviewers</b> .....	xxiv
<b>Keynote Speakers</b> .....	xxv

---

#### **DTFT-1 — Dependability, Testing and Fault Tolerance in Digital Systems**

Boolean Difference Based Reliability Evaluation of Fault-Tolerant Circuit Structures on FPGAs .....	1
<i>Jahanzeb Anwer and Marco Platzner</i>	
The Effect of the Transient Faults in Dependability Prediction .....	9
<i>Martin Daňhel, Filip Štěpánek, and Hana Kubátová</i>	

#### **RECONFIG-1 — Reconfigurable Computing**

AutoReloc: Automated Design Flow for Bitstream Relocation on Xilinx FPGAs .....	14
<i>André Lalevée, Pierre-Henri Horrein, Matthieu Arzel, Michael Hübner, and Sandrine Vaton</i>	
A Configurable Test-Processor for Board-Level Testing .....	22
<i>J. -H. Meza Escobar, H. -D. Wuttke, and S. Ostendorff</i>	
Code Generation for Reconfigurable Explicit Datapath Architectures with LLVM .....	30
<i>Michaël Adriaansen, Mark Wijtvliet, Roel Jordans, Luc Waeijen, and Henk Corporaal</i>	

#### **SDSG-1 — System Design for the Smart Grid**

Design of an Event-Driven Residential Demand Response Infrastructure .....	38
<i>Rune Hylsberg Jacobsen, Armin Ghasem Azar, and Emad Samuel Ebeid</i>	
A Formal Framework for Modeling Smart Grid Applications: Demand Response Case Study .....	46
<i>Armin Ghasem Azar, Emad Ebeid, and Rune Hylsberg Jacobsen</i>	

## **EPDSD-1 — European Projects in Digital System Design**

A Software Stack for Next-Generation Automotive Systems on Many-Core Heterogeneous Platforms .....	55
<i>Paolo Burgio, Marko Bertogna, Ignacio Sañudo Olmedo, Paolo Gai, Andrea Marongiu, and Michal Sojka</i>	
The ExaNeSt Project: Interconnects, Storage, and Packaging for Exascale Systems .....	60
<i>M. Katevenis, N. Chrysos, M. Marazakis, I. Mavroidis, F. Chaix, N. Kallimanis, J. Navaridas, J. Goodacre, P. Vicini, A. Biagioni, P. S. Paolucci, A. Lonardo, E. Pastorelli, F. Lo Cicero, R. Ammendola, P. Hopton, P. Coates, G. Taffoni, S. Cozzini, M. Kersten, Y. Zhang, J. Sahuquillo, S. Lechago, C. Pinto, B. Lietzow, D. Everett, and G. Perna</i>	
The M2DC Project: Modular Microserver DataCentre .....	68
<i>Mariano Cecowski, Giovanni Agosta, Ariel Oleksiak, Michal Kierzynka, Micha vor dem Berge, Wolfgang Christmann, Stefan Krupop, Mario Porrmann, Jens Hagemeyer, Rene Griessl, Meysam Peykanu, Lennart Tigges, Sven Rosinger, Daniel Schlitt, Christian Pieper, Carlo Brandoles, William Fornaciari, Gerardo Pelosi, Robert Plestenjak, Justin Cinkelj, Loic Cudennec, Thierry Goubier, Jean-Marc Philippe, Udo Janssen, and Chris Adeniyi-Jones</i>	
A Model-Driven Approach for Validating Safe Adaptive Behaviors .....	75
<i>Mahmoud Hussein, Reda Nouacer, and Ansgar Radermacher</i>	

## **AHSA-1 — Architectures and Hardware for Security Applications**

Fast and Reliable PUF Response Evaluation from Unsettled Bistable Rings .....	82
<i>Robert Hesselbarth and Georg Sigl</i>	
RTL Implementations and FPGA Benchmarking of Three Authenticated Ciphers	
Competing in CAESAR Round Two .....	91
<i>William Diehl and Kris Gaj</i>	
X25519 Hardware Implementation for Low-Latency Applications .....	99
<i>Philipp Kopermann, Fabrizio De Santis, Johann Heyszl, and Georg Sigl</i>	
Flexible FPGA-Based Architectures for Curve Point Multiplication over GF(p) .....	107
<i>Dorian Amiet, Andreas Curiger, and Paul Zbinden</i>	

## **SOCNOC — Systems and Networks on Chip**

SlideAcross: A Low-Latency Adaptive Router for Chip Multi-processor .....	115
<i>Wen Zong, Liang Wang, Qiang Xu, and Michael Opoku Agyemen</i>	
CirKet: A Performance Efficient Hybrid Switching Mechanism for NoC Architectures .....	123
<i>Mohamad FallahRad, Ahmad Patooghy, Hesamedin Ziaeziabari, and Ebadollah Taheri</i>	
Fault Tolerant Deadlock-Free Adaptive Routing Algorithms for Hexagonal Networks-on-Chip .....	131
<i>Sadia Moriam and Gerhard P. Fettweis</i>	

Adaptive Networks-on-Chip Routing with Fuzzy Logic Control .....	138
<i>K. Tatas and C. Chrysostomou</i>	

## **MEMO — Memories**

Evaluation of Synchronous Dataflow Graph Mappings onto Distributed Memory Architectures .....	146
<i>Youen Lesparre, Alix Munier-Kordon, and Jean-Marc Delosme</i>	
NS-SRAM: Neighborhood Solidarity SRAM for Reliability Enhancement of SRAM Memories .....	154
<i>Ihsen Alouani, Hamzeh Ahangari, Ozcan Ozturk, and Smail Niar</i>	

## **IMUA — Image and Multimedia Applications**

MacSim: A MAC-Enabled High-Performance Low-Power SIMD Architecture .....	160
<i>Tong Geng, Luc Waeijen, Maurice Peemen, Henk Corporaal, and Yifan He</i>	
Video SIMD-Bench: Benchmarking the Compiler Vectorization for Multimedia Applications .....	168
<i>Michail Alvanos and Pedro Trancoso</i>	

## **EMBEREA-1 — Embedded and Real Time systems**

Embedded Multimodal Registration of Visible Images on Long-Wave Infrared Video in Real Time .....	176
<i>Fabián Inostroza, Javier Cárdenas, Sebastián E. Godoy, and Miguel Figueroa</i>	
An Embedded Hardware Architecture for Real-Time Super-Resolution in Infrared Cameras .....	184
<i>Rodolfo Redlich, Luis Araneda, Antonio Saavedra, and Miguel Figueroa</i>	
HTCC: Haskell to Handel-C Hardware Compiler .....	192
<i>Ahmed B. Ablak and Issam Damaj</i>	

## **DHCPS 1 — Design of Heterogeneous Cyber-Physical Systems**

A Low Latency and Energy Efficient Communication Architecture for Heterogeneous Long-Short Range Communication .....	200
<i>Fayçal Ait Aoudia, Michele Magno, Matthieu Gautier, Olivier Berder, and Luca Benini</i>	
The AirSpeck Family of Static and Mobile Wireless Air Quality Monitors .....	207
<i>D. K. Arvind, Janek Mann, Andrew Bates, and Konstantin Kotsev</i>	
A Fast Estimator of Performance with Respect to the Design Parameters of Self Re-Entrant Flowshops .....	215
<i>Umar Waqas, Marc Geilen, Sander Stuijk, Joost van Pinxten, Twan Basten, Lou Somers, and Henk Corporaal</i>	

## **DIGI — Digital Design**

Dynamic Hardware Management of the H264/AVC Encoder Control Structure Using a Framework for System Scenarios .....	222
<i>Yahya H. Yassin, Per Gunnar Kjeldsberg, Andrew Perkis, and Francky Catthoor</i>	
Flexible, Cost-Efficient, High-Throughput Architecture for Layered LDPC Decoders with Fully-Parallel Processing Units .....	230
<i>Thien T. Nguyen-Ly, Tushar Gupta, Manuel Pezzin, Valentin Savin, David Declercq, and Sorin Cotofana</i>	
Design of Efficient 1's Complement Modified Booth Multiplier .....	238
<i>Kiamal Pekmestzi and Constaninos Efstathiou</i>	
QC-LDPC Gear-Like Decoder Architecture with Multi-domain Quantization .....	244
<i>Oana Boncalo</i>	

## **SDSG-2 — System Design for the Smart Grid**

Multi-modal Building Energy Management System for Residential Demand Response .....	252
<i>Sergi Rotger Griful, Ubbe Welling, and Rune Hylsberg Jacobsen</i>	
Model-Driven Design Approach for Building Smart Grid Applications .....	260
<i>Emad Ebeid, Martin Valov, and Rune Hylsberg Jacobsen</i>	
CoFELS: Conceptual Framework for Electricity Load Shifting System Design .....	268
<i>Jung Min Kim, Rune Hylsberg Jacobsen, and Robert Stephen Brewer</i>	

## **EPDSD-2 — European Projects in Digital System Design**

PROXIMA: Improving Measurement-Based Timing Analysis through Randomisation and Probabilistic Analysis .....	276
<i>Francisco J. Cazorla, Jaume Abella, Jan Andersson, Tullio Vardanega, Francis Vatrinet, Iain Bate, Ian Broster, Mikel Azkarate-Ascasua, Franck Wartel, Liliana Cucu, Fabrice Cros, Glenn Farrall, Adriana Gogonel, Andrea Gianarro, Benoit Triquet, Carles Hernandez, Code Lo, Cristian Maxim, David Morales, Eduardo Quinones, Enrico Mezzetti, Leonidas Kosmidis, Irune Aguirre, Mikel Fernandez, Mladen Slijepcevic, Philippa Conmy, and Walid Talaboulma</i>	
CONTREX: Design of Embedded Mixed-Criticality CONTRol Systems under Consideration of EXtra-Functional Properties .....	286
<i>Ralph Görgen, Kim Grüttner, Fernando Herrera, Pablo Peñil, Julio Medina, Eugenio Villar, Gianluca Palermo, William Fornaciari, Carlo Brandoles, Davide Gadioli, Sara Bocchio, Luca Ceva, Paolo Azzoni, Massimo Poncino, Sara Vinco, Enrico Macii, Salvatore Cusenza, John Favaro, Raúl Valencia, Ingo Sander, Kathrin Rosvall, and Davide Quaglia</i>	
SAFEPOWER Project: Architecture for Safe and Power-Efficient Mixed-Criticality Systems .....	294
<i>Alina Lenz, Mikel Azkarate-Ascasua Blázquez, Javier Coronel, Alfons Crespo, Simon Davidmann, Juan Carlos Diaz Garcia, Nera González Romero, Kim Grüttner, Roman Obermaisser, Johnny Öberg, Jon Perez, Ingo Sander, and Ingemar Söderquist</i>	

## **DHCPS 2 — Design of Heterogeneous Cyber-Physical Systems**

Wind Energy Harvesting for Autonomous Wireless Sensor Networks .....	301
<i>Adnant Jushi, Alain Pegatoquet, and Trong Nhan Le</i>	
A Reliable MAC for Energy-Efficient WSNs in the Era of IoT .....	309
<i>Philip Parsch and Alejandro Masrur</i>	
Using SystemC Cyber Models in an FMI Co-Simulation Environment: Results and Proposed FMI Enhancements .....	318
<i>Stefano Centomo, Julien Deantoni, and Robert de Simone</i>	

## **EPDSD-3 — European Projects in Digital System Design**

OPERA: A Low Power Approach to the Next Generation Cloud Infrastructures .....	326
<i>Alberto Scionti, Pietro Ruiu, Olivier Terzo, Joel Nider, Craig Petrie, and Niccolò Baldoni</i>	
Synthesis and Performance Optimization of a Switching Nano-Crossbar Computer .....	334
<i>Dan Alexandrescu, Mustafa Altun, Lorena Anghel, Anna Bernasconi, Valentina Ciriani, Luca Frontini, and Mehdi Tahoori</i>	
Efficiency Modeling and Analysis of 64-bit ARM Clusters for HPC .....	342
<i>Joël Wanla Weloli, Sébastien Bilavarn, Said Derradji, Cécile Belleudy, and Sylvie Lesmanne</i>	
Luminous Tiles: A New Smart Device for Buildings and Architectures .....	348
<i>Tullio Facchinetto, Guido Benetti, Alessandro Tramonte, Luca Carraro, Mauro Benedetti, Enrico Maria Randone, Marcello Simonetta, Giorgio Capelli, and Guido Giuliani</i>	

## **DTFT-2 — Dependability, Testing and Fault Tolerance in Digital Systems**

Pre-Emptive Garbage Collection for SSD RAID .....	356
<i>Alistair A. McEwan and Muhammed Ziya Komsul</i>	
Efficient Checkpointing-Based Safety-Verification Flow Using Compiled-Code Simulation .....	364
<i>Bogdan-Andrei Tabacaru, Moomen Chaari, Wolfgang Ecker, Thomas Kruse, and Cristiano Novello</i>	
Does Cascading Schmitt-Trigger Stages Improve the Metastable Behavior? .....	372
<i>Andreas Steininger, Robert Najvirt, and Jürgen Maier</i>	
Regression Test Suites Optimization for Application-specific Instruction-Set Processors and Their Use for Dependability Analysis .....	380
<i>Marcela Zachariášová, Michaela Kekelyová-Belešová, and Zdeněk Kotásek</i>	

## **MCSdia — Mixed Criticality System Design, Implementation and Analysis**

Introducing Utilization Caps into Mixed-Criticality Scheduling .....	388
<i>Mitra Mahdiani and Alejandro Masrur</i>	
A Realistic Approach to a Network-on-Chip Cross-Domain Pattern .....	396
<i>Asier Larrucea, Hamidreza Ahmadian, Roman Obermaisser, Jon Perez, and Carlos F. Nicolas</i>	

pTNoC: Probabilistically Time-Analyzable Tree-Based NoC for Mixed-Criticality Systems .....	404
---	-----

*Mladen Slijepcevic, Mikel Fernandez, Carles Hernandez, Jaume Abella,  
Eduardo Quiñones, and Francisco J. Cazorla*

## **ETCS — Emerging Technologies and Circuit Synthesis**

Quantum Machine Learning Based on Minimizing Kronecker-Reed-Muller Forms and Grover Search Algorithm with Hybrid Oracles .....	413
--	-----

*Bryan Lee and Marek Perkowski*

Logic Synthesis for Switching Lattices by Decomposition with P-Circuits .....	423
---	-----

*Anna Bernasconi, Valentina Ciriani, Luca Frontini, Valentino Liberali, Gabriella Trucco,  
and Tiziano Villa*

## **AHSA-2 — Architectures and Hardware for Security Applications**

Remote Dynamic Clock Reconfiguration Based Attacks on Internet of Things Applications .....	431
---	-----

*Anju P. Johnson, Sikhar Patranabis, Rajat Subhra Chakraborty,  
and De�deep Mukhopadhyay*

Secured Miniaturized System-in-Package Contactless and Passive Authentication Devices Featuring NFC .....	439
---	-----

*Juergen Schilling, Walther Pachler, Bernhard Roitner, Thomas Ruprechter, Holger Bock,  
Gerald Holweg, and Norbert Druml*

Cylindrical Reconvergence Physical Unclonable Function .....	446
--	-----

*Rodrigo C. Surita, Mario L. Côrtes, Diego F. Aranha, and Guido Araujo*

## **EMBEREA-2 — Embedded and Real Time systems**

Resolving Performance Interference in SR-IOV Setups with PCIe Quality-of-Service Extensions .....	454
---	-----

*Andre Richter, Christian Herber, Thomas Wild, and Andreas Herkersdorf*

Using Model-Based Testing for Manufacturing and Integration-Testing of Embedded Control Systems .....	463
---	-----

*Tobias Rauter, Andrea Höller, Johannes Iber, and Christian Kreiner*

Improved Task Scheduler for Dual-Core Real-Time Systems .....	471
---	-----

*Lukáš Kohútka and Viera Stopjaková*

## **DTFT-3 — Dependability, Testing and Fault Tolerance in Digital Systems**

A Majority-Based Reliability-Aware Task-Mapping in High-Performance Homogenous NoC Architectures .....	479
--	-----

*Alireza Namazi, Meisam Abdollahi, Saeed Safari, and Siamak Mohammadi*

Verification of Robot Controller for Evaluating Impacts of Faults in Electro-Mechanical Systems .....	487
---	-----

*Jakub Podivinsky, Ondrej Cekan, Jakub Lojda, and Zdeněk Kotásek*

Error Correction Method Based on the Short-Duration Offline Test .....	495
<i>Jan Bělohoubek, Petr Fišer, and Jan Schmidt</i>	

## **AHSA-3 — Architectures and Hardware for Security Applications**

Testability Based Metric for Hardware Trojan Vulnerability Assessment .....	503
<i>Sayandeep Saha, Rajat Subhra Chakraborty, and Debdeep Mukhopadhyay</i>	
HLS-Based Methodology for Fast Iterative Development Applied to Elliptic Curve	
Arithmetic .....	511
<i>Simon Pontie, Alban Bourge, Adrien Prost-Boucle, Paolo Maistri, Olivier Muller, Régis Leveugle, and Frédéric Rousseau</i>	
True Random Number Generator Based on ROPUF Circuit .....	519
<i>Simona Buchovecká, Róbert Lórenz, Filip Kodýtek, and Jiří Buček</i>	

## **EPDSD-4 — European Projects in Digital System Design**

The EMC2 Project on Embedded Microcontrollers: Technical Progress after Two Years .....	524
<i>Werner Weber, Alfred Hoess, Jan van Deventer, Frank Oppenheimer, Rolf Ernst, Adam Kostrzewa, Philippe Doré, Thierry Goubier, Haris Isakovic, Norbert Druml, Egon Wuchner, Daniel Schneider, Erwin Schoitsch, Eric Armengaud, Thomas Söderqvist, Massimo Traversone, Sascha Uhrig, Juan Carlos Pérez-Cortés, Sergio Saez, Juha Kuusela, Mark van Helvoort, Xing Cai, Bjørn Nordmoen, Geir Yngve Paulsen, Hans Petter Dahle, Michael Geissel, Jürgen Salecker, and Peter Tummeltshammer</i>	
The SafeCOP ECSEL Project: Safe Cooperating Cyber-Physical Systems Using Wireless Communication .....	532
<i>Paul Pop, Detlef Scholle, Hans Hansson, Gunnar Widforss, and Malin Rosqvist</i>	
AXIOM: A Hardware-Software Platform for Cyber Physical Systems .....	539
<i>Somnath Mazumdar, Eduard Ayguade, Nicola Bettin, Javier Bueno, Sara Ermini, Antonio Filgueras, Daniel Jimenez-Gonzalez, Carlos Alvarez Martinez, Xavier Martorell, Francesco Montefoschi, David Oro, Dionisis Pnevmatikatos, Antonio Rizzo, Dimitris Theodoropoulos, and Roberto Giorgi</i>	

## **ASHWPA — Advanced Systems in Healthcare, Wellness and Personal Assistance**

Low-Power Online ECG Analysis Using Neural Networks .....	547
<i>Mehdi Modarressi, Ali Yasoubi, and Maryam Modarressi</i>	
Ultra-Low Power Estimation of Heart Rate Under Physical Activity Using a Wearable Photoplethysmographic System .....	553
<i>Elisabetta De Giovanni, Srinivasan Murali, Francisco Rincon, and David Atienza</i>	
Energy Modeling and Architecture Exploration for Emotion Detection Systems .....	561
<i>Chaka Koné, Cécile Belleudy, and Nhan Le-Thanh</i>	
A Control of Electric Wheelchair Using an EMG Based on Degree of Muscular Activity .....	567
<i>Chihiro Ishii and Ryoichi Konishi</i>	

## **RECONFIG-2 — Reconfigurable Computing**

Elastic Management and QoS Provisioning Scheme for Adaptable Multi-core Protocol Processing Architecture .....	575
<i>Mohammad Badawi, Zhonghai Lu, and Ahmed Hemani</i>	
High-Performance FPGA Architecture for Multi-line Beamforming in Ultrasound Applications .....	584
<i>Valentino Meacci, Luca Bassi, Stefano Ricci, Enrico Boni, and Piero Tortoli</i>	
Dynamically Reconfigurable Architecture with Atomic Configuration Updates for Flexible Regular Expressions Matching in FPGA .....	591
<i>Vlastimil Košář and Jan Kořenek</i>	
Multi-granular Arithmetic in a Coarse-Grain Reconfigurable Architecture .....	599
<i>Stef Louwers, Luc Waeijen, Mark Wijtvliet, Ruud Koolen, and Henk Corporaal</i>	

## **ASAIT — Architectures and Systems for Automotive and Intelligent Transportation**

Adaptive Control of the Heating System for Optimized Energy Consumption in Electric Vehicles .....	607
<i>Rhea Valentina, Alexander Viehl, Oliver Bringmann, and Wolfgang Rosenstiel</i>	
Braking in Close Following Platoons: The Law of the Weakest .....	613
<i>Dharshan Krishna Murthy and Alejandro Masrur</i>	
V2I Cooperation for Traffic Management with SafeCop .....	621
<i>Giovanni Agosta, Alessandro Barenghi, Carlo Brandoles, William Fornaciari, Gerardo Pelosi, Stefano Delucchi, Massimo Massa, Maurizio Mongelli, Enrico Ferrari, Leonardo Napoletani, Luciano Bozzi, Carlo Tieri, Dajana Cassioli, and Luigi Pomante</i>	
SecUp: Secure and Efficient Wireless Software Updates for Vehicles .....	628
<i>Marco Steger, Carlo Boano, Michael Karner, Joachim Hillebrand, Werner Rom, and Kay Römer</i>	

## **DSD Poster Session 1**

Probing Approximate TMR in Error Resilient Applications for Better Design Tradeoffs .....	637
<i>Tooba Arifeen, Abdus Sami Hassan, Hossein Moradian, and Jeong A. Lee</i>	
Using Timing-Driven Inter-FPGA Routing for Multi-FPGA Prototyping Exploration .....	641
<i>Umer Farooq, Roselyne Chotin-Avet, Moazam Azeem, Zouha Cherif, Maminionja Ravoson, Saqib Khan, and Habib Mehrez</i>	
Novel FPGA-Based Low-Cost Hardware Architecture for the PRESENT Block Cipher .....	646
<i>Carlos Andres Lara-Nino, Miguel Morales-Sandoval, and Arturo Diaz-Perez</i>	
Unum: Adaptive Floating-Point Arithmetic .....	651
<i>Enric Moranco</i>	
Synthesis of Multivalued Logical Networks for FPGA Implementations .....	657
<i>Stanisław Deniziak, Mariusz Wiśniewski, and Karol Wieczorek</i>	

Test Decompressor Effectivity Improvement .....	661
---	-----

*Ondřej Novák, Jiří Jeníček, and Martin Rozkovec*

On Power-Analysis Resistant Hardware Implementations of ECC-Based Cryptosystems .....	665
---	-----

*Roman Willi, Andreas Curiger, and Paul Zbinden*

## **DSD Poster Session 2**

Polynomial Based NUC Implemented on FPGA .....	670
--	-----

*Martin Rozkovec and Jiří Buček*

A Library to Model and Configure Large Regular Structures in SystemC .....	674
--	-----

*Christian Amstutz and Oliver Sander*

TERO-Based Detection of Hardware Trojans on FPGA Implementation of the AES
--

Algorithm .....	678
-----------------	-----

*Paris Kitsos, Kyriakos Stefanidis, and Artemios G. Voyatzis*

Device Context Classification for Mobile Power Consumption Reduction .....	682
--	-----

*Ismat Chaib Draa, Maroi Nouiri, Smail Niar, and Abdelghani Bekrar*

Low-Cost Platform-Independent FPGA Based Real-Time Systems Tester .....	686
---	-----

*Diaa Jadaan, Kyrre Gonsholt, and Amund Skavhaug*

Enhanced Duplication Method with TMR-Like Masking Abilities .....	690
---	-----

*Jaroslav Borecký, Martin Kohlík, Pavel Vít, and Hana Kubátová*

Design and Physical Implementation of a Target ASIC for SET Experiments .....	694
---	-----

*Varadan Savulimedu Veeravalli and Andreas Steininger*

Temperature Dependence of ROPUF on FPGA .....	698
---	-----

*Filip Kodýtek, Róbert Lórencz, Jiří Buček, and Simona Buchovecká*

## **DSD Poster Session 3**

Testing for Intermittent Resistive Faults in CMOS Integrated Systems .....	703
--	-----

*Hassan Ebrahimi and Hans G. Kerkhoff*

Verifying Linear Temporal Logic Properties in UML/OCL Class Diagrams Using
--

Filmstripping .....	708
---------------------	-----

*Frank Hilken and Martin Gogolla*

An Interactive Design Space Exploration Tool for Dependable Integrated Circuits .....	714
---	-----

*Stefan Scharoba and Heinrich T. Vierhaus*

Model-Based Evaluation of System Scalability: Bandwidth Analysis
--

for Smartphone-Based Biosensing Applications .....	718
--	-----

*François Patou, Maria Dimaki, Winnie E. Svendsen, and Jan Madsen*

Implementation of a Boolean Masking Scheme for the SCREAM Cipher .....	723
--	-----

*William Diehl and Kris Gaj*

<b>Author Index .....</b>	<b>727</b>
---------------------------	------------