

2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2016)

**Tallinn, Estonia
26 – 28 September 2016**



**IEEE Catalog Number: CFP16LSI-POD
ISBN: 978-1-5090-3562-5**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16LSI-POD
ISBN (Print-On-Demand):	978-1-5090-3562-5
ISBN (Online):	978-1-5090-3561-8
ISSN:	2324-8432

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Foreword

Organizing Committee

Program Committee

Keynote Presentations

Session 1a: Multi-Core, 3D and Reconfigurable Architectures

Session Chair: *Zainalabedin Navabi, Tehran University, Iran*

- Power-Efficient and Slew-Aware Three Dimensional Gated Clock Tree Synthesis, *Minghao Lin, Heming Sun and Shinji Kimura, Waseda University, Kitakyushu, Japan.....1*
- Dynamic Clock Synchronization Scheme between Voltage Domains in Multi-core Architecture, *Jaehyun Kim¹, Kiyoun Choi¹, Sangheon Lee² and Soojung Ryu², ¹Seoul National University, Seoul, Korea, ²Samsung Advanced Institute of Technology, Suwon, Korea.....7*
- Power-Aware Test-time Optimization for Core-Based 3D-SOCs under TSV-Constraints, *Sabyasachee Banerjee¹, Subhashis Majumder¹ and Bhargab Bhattacharya², ¹Heritage Institute of Technology, Kolkata, India, ²Indian Statistical Institute, Kolkata, India.....13*
- Design of a Multi-Style and Multi-Frequency FPGA, *Jotham Vaddaboina Manoranjan, Solomon Surya Tej Mano Sajjan, Vivek Gujar and Kenneth S. Stevens, University of Utah, US.....19*

Session 1b: Analog and Mixed-Signal IC Design

Session Chair: *Salvador Mir, TIMA, France*

- A 1.62 μ W 8-Channel Ultra-High Input Impedance EEG Amplifier for Dry and Non-Contact Biopotential Recording Applications, *Mahshid Nasserian¹, Ali Peiravi¹ and Farshad Moradi², ¹Ferdowsi University of Mashhad, Iran, ²Aarhus University, Denmark.....25*
- An Efficient Multi Channel, 425 μ W QPSK Transmitter with Tuning for Process Variation in the Medical Implantable Communications Service (MICS) Band of 402-405MHz, *Abhiram Reddy Gundla and Tom Chen, Colorado State University, US.....31*
- A Low-Power Analog Front-End Neural Acquisition Design for Seizure Detection, *Mohammad Tohidi, Jens Kargaard Madsen, Martijn Heck and Farshad Moradi, Aarhus University, Denmark.....36*

Special Session A: Next Generation Internet of Things: Devices to Architectures

Session Chairs: *Vijaykrishnan Narayanan, The Pennsylvania State University, US; Matteo Sonza Reorda, Politecnico di Torino, Italy.*

- Enabling Internet-of-Things: Opportunities Brought by Emerging Devices, Circuits, and Architectures, *Xueqing Li, Kaisheng Ma, Sumitha George, Johh Sampson and Vijaykrishnan Narayanan, The Pennsylvania State University, US.....42*
- Design of Nonvolatile Processors and Applications, *Fang Su¹, Zhibo Wang¹, Jinyang Li¹, Meng-Fan Chang² and Yongpan Liu¹, ¹Tsinghua University, China, ²National Tsing Hua University, Taiwan.....48*
- Redesigning Software and Systems for Non-volatile Processors on Self-powered Devices, *Mengying Zhao¹, Keni Qiu², Yuan Xie³ and Chun Jason Xue⁴, ¹Shandong University, China, ²Capital Normal University, China, ³University of California, Santa Barbara, US, ⁴University of Hong Kong, Hong Kong.....54*

Special Session B: Reducing Functional Safety Verification Complexity

Session Chair: *Wolfgang Ecker Infineon, Munich, Germany; Wolfgang Müller, Heinz Nixdorf Institut, Paderborn, Germany.*

- Fast Dynamic Fault Injection for Virtual Microcontroller Platforms, *Peer Adelt, Bastian Koppelman, Wolfgang Müller, Markus Becker, Bernd Kleinjohann, Christoph Scheytt, Paderborn University, Germany.....60*
- Efficient handling of the Fault Space in Functional Safety Analysis utilizing Formal Methods, *Alessandro Bernardini¹, Wolfgang Ecker² and Ulf Schlichtmann¹, ¹Technical University of Munich, ²Infineon Technologies, Germany.....66*
- Speeding up Safety Verification by Fault Abstraction and Simulation to Transaction Level, *Bogdan-Andrei Tabacaru, Moomen Chaari, Wolfgang Ecker, Thomas Kruse, Cristiano Novello, Infineon Technologies, Germany.....73*

Poster Session I

- Frequency Domain Characterization of Batteries for the Design of Energy Storage Subsystems, *Yukai Chen, Enrico Macii and Massimo Poncino, Politecnico di Torino, Italy.....79*
- Static Energy Reduction by Performance Linked Dynamic Cache Resizing, *Shounak Chakraborty and Hemangee K. Kapoor, IIT Guwahati, India.....85*
- Opportunistic Circuit-Switching for Energy Efficient On-Chip Networks, *Yuan He and Masaaki Kondo, The University of Tokyo, Japan.....91*
- Restricting writes for energy-efficient hybrid cache in multi-core architectures, *Sukarn Agarwal and Hemangee K. Kapoor, IIT Guwahati, India.....97*
- A Passive Equalizer and Its Design Methodology for Global Interconnects in VLSIs, *Moritoshi Yasunaga¹, Naoki Yokoshima¹, Ikuo Yoshihara², ¹University of Tsukuba, ²Miyazaki University, Japan.....103*
- An FPGA-based Testing Platform for the Validation of Automotive Powertrain ECU, *Luca Sterpone and Boyang Du, Politecnico di Torino, Italy.....109*
- A VLSI Architecture for Real-Time Gradient Guided Image Filtering, *Lei Wu and Ching Chuen Jong, Nanyang Technological University, Singapore.....116*

Session 2a: Verification and Modeling

Session Chair: *Dominique Borrione, TIMA, France*

- Conclusively Verifying Clock-Domain Crossings in Very Large Hardware Designs, *Guillaume Plassan^{1,2}, Hans-Jörg Peter¹, Katell Morin-Allory², Fahim Rahim¹, Shaker Sarwary¹ and Dominique Borrione², ¹Synopsys Inc, ²TIMA Laboratory, France.....122*
- Automatically Comparing Analog Behavior using Earth Mover's Distance, *Alexander W. Rath, Sebastian Simon, Volkan Esen and Wolfgang Ecker, Infineon Technologies, Germany.....128*
- Stimuli Generation through Invariant Mining for Black-Box Verification, *Luca Piccolboni and Graziano Pravadelli, University of Verona, Italy.....136*

Session 2b: Embedded and Cyber-Physical Systems, IoT

Session Chair: *Enrico Macii, Politecnico di Torino, Italy*

- SoC Oriented Real-time High-quality Stereo Vision System, *Yanzhe Li¹, Kai Huang¹ and Luc Claesen², ¹Zhejiang University, Hangzhou, China, ²Hasselt University, Belgium.....142*
- WCET Overapproximation for Software in the Context of a Cyber-Physical System, *Niklas Krafczyk, Heinz Riemer and Görschwin Fey, University of Bremen/DLR, Germany.....148*
- Automatic Protocol Configuration in Single-channel. Low-power Dynamic Signaling for IoT Devices, *Shahzad Muzaffar, Numan Saeed and Ibrahim Elfadel, Masdar Institute of Science and Technology, UAE.154*

Session 3a: Signal Processing and Communication

Session Chair: *Ibrahim Elfadel, Masdar Institute of Science and Technology, UAE*

- Low Latency Approximate Matrix Inversion for 46 High Throughput Linear Precoders in Massive MIMO, *Abbas Syed Mohsin and Chi-Ying Tsui, Hong Kong University of Science and Technology, Hong Kong.....160*
- The multi-channel small signal readout system for THz spectroscopy and imaging applications, *Dariusz Obrebski¹, Cezary Kolacinski¹, Michal Zbiec¹ and Przemyslaw Zagrajek², ¹Institute of Electron Technology, Poland, ²Military University of Technology, Poland.....165*

Session 3b: Memory Technologies

Session Chair: *Said Hamdioui, Delft University of Technology, Netherlands*

- Power and Energy Reduction of Racetrack-based Caches by Exploiting Shared Shift Operations, *Seyed Saber Nabavi Larimi¹, Mehdi Kamal¹, Ali Afzali-Kusha¹ and Hamid Mahmoodi², ¹University of Tehran, Iran, ²San Francisco State University, US.....171*

- Logic Design with Unipolar Memristors, Avishay Drori, Elad Amrani and Shahar Kvatinsky, *Technion - Israel Institute of Technology, Israel.....177*

Poster Session II

- An Adaptive Energy-Efficient Task Scheduling under Execution Time Variation based on Statistical Analysis, *Takashi Nakada¹, Tomoki Hatanaka¹, Hiroshi Ueki², Masanori Hayashikoshi², Toru Shimizu³ and Hiroshi Nakamura¹*, ¹The University of Tokyo, ²Renesas Electronic Corporation, ³Keio University, Japan.....**182**
- A Compact, Ultra-Low Power AES-CCM IP Core for Wireless Body Area Networks, *Van-Phuc Hoang¹, Thi-Thanh-Dung Phan¹, Van-Lan Dao¹ and Cong-Kha Pham²*, ¹Le Quy Don Technical University, Vietnam, ²The University of Electro-Communications, Japan.....**189**
- XbarGen: a Memristor Based Boolean Logic Synthesis tool, *Marcello Traiola¹, Mario Barbareschi¹, Alberto Bosio² and Antonino Mazzeo¹*, ¹University of Naples, Italy, ²LIRMM, Université Montpellier, France.....**193**
- Enabling In-Memory Computation of Binary BLAS using ReRAM Crossbar Arrays, *Debjoyti Bhattacharjee, Farhad Merchant and Anupam Chattopadhyay*, Nanyang Technological University, Singapore.....**199**
- Integrated Soft Error Resilience and Self-Test, *Erol Koser, Sebastian Kroesche and Walter Stechele*, Technische Universität München, Germany.....**205**
- Power and Area Efficient Clock Stretching and Critical Path Reshaping for Error Resilience, *Mini Jayakrishnan, Alan Chang and Kim Tae-Hyoung*, Nanyang Technological University/NXP Semiconductors, Singapore.....**211**
- Optimistic Clock Adjustment for Preventing Better-Than-Worst-Case Violations, *Seyedeh Hanieh Hashemi, Reza Namazian and Zainalabedin Navabi*, University of Tehran, Iran.....**217**

Session 4a: Fault Tolerance

Session Chair: Raimund Ubar, Tallinn University of Technology, Estonia

- Co-optimization of fault tolerance, wirelength and temperature mitigation in TSV-based 3D ICs, *Yi Zhao¹, Saqib Khursheed², Bashir M. Al-Hashimi³, Zhiwen Zhao⁴*, ¹Beijing Normal University, Zhuhai, China, ²University of Liverpool, UK, ³University of Southampton, UK, ⁴Beijing Normal University, China.....**223**
- Comparative Analysis of Redundancy Schemes for Soft-Error Detection in Low-Cost Space Applications, *Charlotte Frenkel, Jean-Didier Legat and David Bol*, Université catholique de Louvain, Belgium.....**229**
- A Novel Soft Error tolerant FPGA Architecture, *Motoki Amagasaki, Yuji Nakamura, Takuya Teraoka, Masahiro Iida and Toshinori Sueyoshi*, Kumamoto University, Japan.....**235**

Session 4b: Synthesis

Session Chair: Peeter Ellervee, Tallinn University of Technology, Estonia

- Multi-Function Logic Synthesis of Silicon and Beyond-Silicon Ultra-Low Power Pass-Gate Circuits, *Valerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino, Politecnico di Torino, Italy.....241*
- Introducing Model-of-Things (MoT) and Model-of-Design (MoD) for simpler and more efficient Hardware Generators, *Wolfgang Ecker and Johannes Schreiner, Infineon Technologies, Germany.....247*
- Synthesis on Switching Lattices of Dimension-Reducible Boolean Functions, *Anna Bernasconi¹, Valentina Ciriani², Luca Frontini², Gabriella Trucco², ¹Pisa University, Italy, ²Università degli Studi di Milano, Italy.....253*

Session 5a: Reliability and Design-for-Test

Session Chair: *Ian O'Connor, Lyon Institute of Nanotechnology, France*

- Hybrid TFET-MOSFET Circuits: An Approach to Design Reliable Ultra-Low Power Circuits in the presence of Process Variation, *Maedeh Hemmat¹, Mehdi Kamal¹, Ali Afzali-Kusha¹ and Massoud Pedram², ¹University of Tehran, Iran, ²University of Southern California, US.....259*
- Online Digital Compensation Method for AMR Sensors, *Andreina Zambrano and Hans Kerkhoff, University of Twente, Netherlands.....265*

Session 5b: Low-Power and Thermal IC Design

Session Chair: *Kyeong Choi, Seoul National University, Korea*

- Ultra-Fine Grain Vdd-Hopping for Energy-Efficient Multi-Processor SoCs, *Valentino Peluso¹, Andrea Calimera¹, Enrico Macii¹ and Massimo Alioto², ¹Politecnico di Torino, Italy, ²National University of Singapore, Singapore.....271*
- Faster-than-at-speed execution of functional programs: an experimental analysis, *Paolo Bernardi¹, Alberto Bosio², Giorgio Di Natale², Andrea Guerriero¹ and Federico Venini¹, ¹Politecnico di Torino, Italy, ²LIRMM, Université Montpellier, France.....277*
- A Hybrid Power Estimation Technique to Improve IP Power Models Quality, *Alejandro Nocua¹, Arnaud Virazel¹, Alberto Bosio¹, Patrick Girard¹ and Cyril Chevalier², ¹LIRMM - CNRS, Université Montpellier, ²STMicroelectronics, France.....283*