

2016 IEEE International High Level Design Validation and Test Workshop (HLDVT 2016)

**Santa Cruz, California, USA
7 – 8 October 2016**



**IEEE Catalog Number: CFP16HLD-POD
ISBN: 978-1-5090-4271-5**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16HLD-POD
ISBN (Print-On-Demand):	978-1-5090-4271-5
ISBN (Online):	978-1-5090-4270-8
ISSN:	1552-6674

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Session 1: Assertions and Properties

Synthesizable SVA Protocol Checker Generation Methodology based on TDML and VCD File Formats	1
Mohamed O. Kayed, Mohamed Abdelsalam (<i>Mentor Graphics, Cairo, Egypt</i>) and Rafik Guindi (<i>Nile University, Cairo, Egypt</i>)	
Accelerating Assertion Assessment using GPUs	9
Jason G. Tong (<i>McGill University, Montreal, Quebec, Canada</i>), Marc Boulé (<i>Ecole de Technologie Supérieure, Montreal, Quebec, Canada</i>) and Zeljko Zilic (<i>McGill University, Montreal, Quebec, Canada</i>)	
Control-Flow Guided Clause Generation for Property Directed Reachability	17
Xian Li and Klaus Schneider (<i>University of Kaiserslautern, Germany</i>)	

Session 2: Behavioral Modeling and Specification

Log2model: Inferring Behavioral Models from Log Data	25
Kasper S. Luckow (<i>Carnegie Mellon University Silicon Valley, Mountain View, CA, USA</i>) and Corina S. Păsăreanu (<i>NASA Ames Research Center, Mountain View, CA, USA</i>)	
Formal Semantics of Behavior Specifications in the Architecture Analysis and Design Language Standard	30
Lôic Besnard, Thierry Gautier, Clément Guy, Jean-Pierre Talpin (<i>INRIA & IRISA</i>), Brian R. Larson (<i>KSU</i>) and Étienne Borde (<i>Telecom ParisTech</i>)	
Specification by Existing Design plus Use-Cases	40
Yusuke Kimura and Masahiro Fujita (<i>The University of Tokyo, Tokyo, Japan</i>)	

Special Session 1: High-Level Modeling and Verification of Automotive/Transportation Systems

Design Centric Modeling of Digital Hardware	46
Johannes Schreiner (<i>Infineon Technologies AG, Munich, Germany</i>), Rainer Findenig (<i>Infineon Technologies AG, Linz, Austria</i>) and Wolfgang Ecker (<i>Infineon Technologies AG, Munich, Germany</i>)	
Design Space Exploration for Deterministic Ethernet-Based Architecture of Automotive Systems	53
Prachi Joshi, Vedahari Narasimhan Ganesan, Haibo Zeng (<i>Virginia Tech, USA</i>), Sandeep K. Shukla (<i>IIT Kanpur, India</i>), Chung-Wei Lin (<i>Toyota InfoTech Center, USA</i>) and Huafeng Yu (<i>Boeing Research and Technology, USA</i>)	
Fault Injection Ecosystem for Assisted Safety Validation of Automotive Systems	62
Sebastian Reiter, Alexander Viehl (<i>FZI Forschungszentrum Informatik, Karlsruhe, Germany</i>), Oliver Bringmann and Wolfgang Rosenstiel (<i>Universität Tübingen, Germany</i>)	
Modeling, Programming and Performance Analysis of Automotive Environment Map Representations on Embedded GPUs	70
Jörg Fickenscher, Oliver Reiche, Jens Schlumberger, Frank Hannig and Jürgen Teich (<i>Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany</i>)	

Keynote Talk

Cross-Layer Resilience: Are High-Level Techniques Always Better?	78
Jacob A. Abraham (<i>University of Texas at Austin, USA</i>)	

Special Session 2: Medical Devices and Assisted Living: High-Level Design and Verification Approaches

Dynamic Service Synthesis and Switching for Medical IoT and Ambient Assisted Living	79
Daniel Yunge, Sangyoung Park, Philipp Kindt (<i>Technische Universität München (TUM)</i>), Graziano Pravadelli (<i>University of Verona, Italy</i>) and Samarjit Chakraborty (<i>Technische Universität München (TUM)</i>)	
High-Level Modeling for Computer-Aided Clinical Trials of Medical Devices	85
Houssam Abbas, Zhihao Jiang, Kuk Jin Jang, Marco Beccani (<i>University of Pennsylvania, USA</i>), Jackson Liang (<i>Hospital of the University of Pennsylvania</i>) and Rahul Mangharam (<i>University of Pennsylvania, USA</i>)	
Brain-Computer Interface using P300: A Gaming Approach for Neurocognitive Impairment Diagnosis	93
Daniela De Venuto, Valerio Francesco Annese, Giovanni Mezzina, Michele Ruta and Eugenio Di Sciascio (<i>Politecnico di Bari, Italy</i>)	

Session 3: System Level Design and Simulation

A Segment-Aware Multi-Core Scheduler for SystemC PDES	100
Guantao Liu, Tim Schmidt and Rainer Dömer (<i>University of California, Irvine</i>)	
Automatically Adjusting System Level Designs after RTL/Gate-Level ECO	108
Qinhao Wang, Yusuke Kimura and Masahiro Fujita (<i>University of Tokyo</i>)	
A Unifying Flow to Ease Smart Systems Integration	113
Michele Lora (<i>University of Verona, Italy</i>), Sara Vinco (<i>Politecnico di Torino, Italy</i>) and Franco Fummi (<i>University of Verona, Italy</i>)	

Session 4: Advances in Formal Verification and Test Generation

Estimation of Formal Verification Cost using Regression Machine Learning	121
Eman El Mandouh (<i>Mentor Graphics Corporation</i>) and Amr G. Wassal (<i>Cairo University, Egypt</i>)	
Hardware-in-the-Loop Model-Less Diagnostic Test Generation	128
Sarmad Tanwir, Michael S. Hsiao (<i>Virginia Tech, USA</i>) and Loganathan Lingappan (<i>Intel Corporation, USA</i>)	
Clock Domain Crossing Formal Verification: A Meta-Model	136
Mejid Kebaili (<i>STMicroelectronics & Univ. Grenoble Alpes and CNRS, TIMA Laboratory, Grenoble</i>), Jean-Christophe Brignone (<i>STMicroelectronics</i>) and Katell Morin-Allory (<i>Univ. Grenoble Alpes and CNRS, TIMA Laboratory, Grenoble</i>)	
Word-Level Traversal of Finite State Machines using Algebraic Geometry	142
Xiaojun Sun, Priyank Kalla (<i>University of Utah, Salt Lake City, UT</i>) and Florian Enescu (<i>Georgia State University, Atlanta, GA</i>)	

Special Session 3: High-Level Modeling and Verification of Biological Systems

Deciphering Cancer Biology using Boolean Methods	150
Subarna Sinha and David L. Dill (<i>Stanford University, USA</i>)	

SyQUAL: A Platform for Qualitative Modelling and Simulation of Biological Systems	155
Rosario Distefano (<i>University of Verona, Italy</i>), Nickolas Goncharenko (<i>University of Toronto</i>), Franco Fummi, Rosalba Giugno (<i>University of Verona, Italy</i>), Gary D. Bader (<i>University of Toronto</i>), and Nicola Bombieri (<i>University of Verona, Italy</i>)	
High-Level Modeling and Verification of Cellular Signaling	162
Natasia Miskov-Zivanov (<i>University of Pittsburgh, USA</i>), Paolo Zuliani (<i>Newcastle University, UK</i>), Qinsi Wang, Edmund M. Clarke (<i>Carnegie Mellon University, USA</i>) and James R. Faeder (<i>University of Pittsburgh, USA</i>)	
Probabilistic Reachability Analysis of the Tap Withdrawal Circuit in <i>Caenorhabditis elegans</i>	170
Md. Ariful Islam, Qinsi Wang (<i>Carnegie Mellon University, USA</i>), Ramin M. Hasani, Ondrej Balún (<i>Vienna University of Technology</i>), Edmund M. Clarke (<i>Carnegie Mellon University, USA</i>), Radu Grosu (<i>Vienna University of Technology</i>) and Scott A. Smolka (<i>Stony Brook University</i>)	
Formal Modeling of Biological Systems	178
Qinsi Wang and Edmund M. Clarke (<i>Carnegie Mellon University, USA</i>)	