

2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP 2016)

**London, United Kingdom
6-8 July 2016**



**IEEE Catalog Number: CFP16063-POD
ISBN: 978-1-5090-1504-7**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16063-POD
ISBN (Print-On-Demand):	978-1-5090-1504-7
ISBN (Online):	978-1-5090-1503-0
ISSN:	2160-0511

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

COMPRESSED L1 DATA CACHE AND L2 CACHE IN GPGPUS.....	1
<i>Ehsan Atoofian</i>	
ADAPTIVE ILP CONTROL TO INCREASE FAULT TOLERANCE FOR VLIW PROCESSORS.....	9
<i>Anderson L. Sartor ; Stephan Wong ; Antonio C. S. Beck</i>	
SUPERVISED AND UNSUPERVISED MACHINE LEARNING FOR SIDE-CHANNEL BASED TROJAN DETECTION	17
<i>Dirmanto Jap ; Wei He ; Shivam Bhasin</i>	
A GRAIN IN THE SILICON: SCA-PROTECTED AES IN LESS THAN 30 SLICES	25
<i>Pascal Sasdrich ; Tim Güneysu</i>	
OPENCL-BASED ERASURE CODING ON HETEROGENEOUS ARCHITECTURES	33
<i>Guoyang Chen ; Huiyang Zhou ; Xipeng Shen ; Josh Gahm ; Narayan Venkat ; Skip Booth ; John Marshall</i>	
UNLEASHING THE PERFORMANCE POTENTIAL OF CPU-GPU PLATFORMS FOR THE 3D ATMOSPHERIC EULER SOLVER	41
<i>Haohuan Fu ; Jingheng Xu ; Lin Gan ; Chao Yang ; Wei Xue ; Wenlai Zhao ; Wen Shi ; Xinliang Wang ; Guangwen Yang</i>	
HW/SW-DATABASE-CODESIGN FOR COMPRESSED BITMAP INDEX PROCESSING.....	50
<i>Sebastian Haas ; Tomas Karnagel ; Oliver Arnold ; Erik Laux ; Benjamin Schlegel ; Gerhard Fettweis ; Wolfgang Lehner</i>	
MODULO SCHEDULING OF SYMBOLICALLY TILED LOOPS FOR TIGHTLY COUPLED PROCESSOR ARRAYS	58
<i>Michael Witterauf ; Alexandru Tanase ; Frank Hannig ; Jürgen Teich</i>	
EFFICIENT POINTER MANAGEMENT OF STACK DATA FOR SOFTWARE MANAGED MULTICORES	67
<i>Jian Cai ; Aviral Shrivastava</i>	
A UNIFIED SOFTWARE APPROACH TO SPECIFY PIPELINE AND SPATIAL PARALLELISM IN FPGA HARDWARE	75
<i>Jongsok Choi ; Ruo Long Lian ; Stephen Brown ; Jason Anderson</i>	
A MULTI-BEAM SCAN MODE SYNTHETIC APERTURE RADAR PROCESSOR SUITABLE FOR SATELLITE OPERATION	83
<i>Mohammad Reza Mohammadnia ; Lesley Shannon</i>	
SYNTHESISABLE RECURSION FOR C++ HLS TOOLS	91
<i>David B. Thomas</i>	
A DOMAIN SPECIFIC LANGUAGE FOR ACCELERATED MULTILEVEL MONTE CARLO SIMULATIONS.....	99
<i>Ben Lindsey ; Matthew Leslie ; Wayne Luk</i>	
F-CNN: AN FPGA-BASED FRAMEWORK FOR TRAINING CONVOLUTIONAL NEURAL NETWORKS.....	107
<i>Wenlai Zhao ; Haohuan Fu ; Wayne Luk ; Teng Yu ; Shaojun Wang ; Bo Feng ; Yuchun Ma ; Guangwen Yang</i>	
ENERGY EFFICIENT DEEPLY FUSED DOT-PRODUCT MULTIPLICATION ARCHITECTURE	115
<i>Shmuel Wimer ; Israel Koren</i>	
GUARDING THE GUARDS: ENHANCING LNS PERFORMANCE FOR COMMON APPLICATIONS	123
<i>Mark Arnold ; Ed Chester ; John Cowles</i>	
NEW NON-UNIFORM SEGMENTATION TECHNIQUE FOR SOFTWARE FUNCTION EVALUATION	131
<i>Justine Bonnot ; Erwan Nogues ; Daniel Menard</i>	
PARALLEL FLOATING-POINT EXPANSIONS FOR EXTENDED-PRECISION GPU COMPUTATIONS	139
<i>Sylvain Collange ; Mioara Joldes ; Jean-Michel Muller ; Valentina Popescu</i>	
TEMPORAL FREQUENT VALUE LOCALITY	147
<i>Lois Orosa ; Rodolfo Azevedo</i>	
A MPSOC CACHE DESIGN SPACE EXPLORATION APPROACH BASED ON ABC ALGORITHM TO OPTIMIZE ENERGY CONSUMPTION AND PERFORMANCE	153
<i>Marcus V. D. Dos Santos ; Edna Barros ; Andre Aziz</i>	
GEMV: A VALIDATED TOOLSET FOR THE EARLY EXPLORATION OF SYSTEM RELIABILITY.....	159
<i>Karthik Tanikella ; Yohan Koy ; Reiley Jeyapaul ; Kyoungwoo Lee ; Aviral Shrivastava</i>	

ON-CHIP NETWORKS FOR MIXED-CRITICALITY SYSTEMS	164
<i>Polydoros Petrakis ; Mohammed Abuteir ; Miltos D. Grammatikakis ; Kyprianos Papadimitriou ; Roman Obermaisser ; Zaher Owda ; Antonis Papagrigoriou ; Michael Soulie ; Marcello Coppola</i>	
COMBINING GPU AND FPGA TECHNOLOGY FOR EFFICIENT EXHAUSTIVE INTERACTION ANALYSIS IN GWAS	170
<i>Jan Christian Kässens ; Lars Wienbrandt ; Manfred Schimmmler ; Jorge González-Domínguez ; Bertil Schmidt</i>	
ACCELERATING K-MEANS CLUSTERING ON A TIGHTLY-COUPLED PROCESSOR-FPGA HETEROGENEOUS SYSTEM	176
<i>Tarek S. Abdelrahman</i>	
DESIGN SPACE EXPLORATION AND CONSTRAINED MULTIOBJECTIVE OPTIMIZATION FOR DIGITAL PREDISTORTION SYSTEMS	182
<i>Lin Li ; Amanullah Ghazi ; Jani Boutellier ; Lauri Anttila ; Mikko Valkama ; Shuvra S. Bhattacharyya</i>	
A HARDWARE ACCELERATOR FOR THE ALIGNMENT OF MULTIPLE DNA SEQUENCES IN FORENSIC IDENTIFICATION	186
<i>Antonyus P. A. Ferreira ; Joao G. M. Silva ; Jefferson R. L. Anjos ; Luiz H. A. Figueiroa ; Edna N. S. Barros ; Manoel E. Lima ; Victor W. C. Medeiros</i>	
REAL TIME ALL INTRA HEVC HD ENCODER ON FPGA	191
<i>Sachille Atapattu ; Namitha Liyanage ; Nisal Menuka ; Ishantha Perera ; Ajith Pasqual</i>	
PARAMETRIZED SYSTEM LEVEL DESIGN: REAL-TIME X-RAY IMAGE PROCESSING CASE STUDY	196
<i>Tsvetan Shoshkov ; Todor Stefanov ; Bart Kienhuis</i>	
PIPELINED FPGA IMPLEMENTATION OF NUMERICAL INTEGRATION OF THE HODGKIN-HUXLEY MODEL	202
<i>Roberto R. Osorio</i>	
FPGA-BASED FREQUENCY ESTIMATION OF A DFB LASER USING RB SPECTROSCOPY FOR SPACE MISSIONS	207
<i>Christian Spindeldreier ; Thijs Wendrich ; Ernst Maria Rasel ; Wolfgang Ertmer ; Holger Blume</i>	
BRIDGING THE FPGA PROGRAMMABILITY-PORTABILITY GAP VIA AUTOMATIC OPENCL CODE GENERATION AND TUNING	213
<i>Konstantinos Krommydas ; Ruchira Sasanka ; Wu-Chun Feng</i>	
CONFIGURATION TECHNIQUE FOR ADAPTABILITY OF MULTICORE PROCESSORS ON FPGA	219
<i>Tetsuo Miyauchi ; Kiyofumi Tanaka</i>	
PERFORMANCE OPTIMIZATION OF JACOBI STENCIL ALGORITHMS BASED ON POWER8 ARCHITECTURE	221
<i>Jingheng Xu ; Haohuan Fu ; Lin Gan ; Yu Song ; Hongbo Peng ; Wen Shi ; Guangwen Yang</i>	
DISPLAY POWER REDUCTION FOR MOBILE CLOSED-SOURCE GAMES	223
<i>Zhinan Cheng ; Xi Li ; Jiachen Song ; Beilei Sun ; Xuehai Zhou ; Chao Wang</i>	
AN EFFICIENT EMBEDDED PROCESSOR FOR OBJECT DETECTION USING ASIP METHODOLOGY	225
<i>Shanlin Xiao ; Tsuyoshi Isshiki ; Dongju Li ; Hiroaki Kunieda</i>	
AN ESL FRAMEWORK FOR LOW POWER ARCHITECTURE DESIGN SPACE EXPLORATION	227
<i>Hend Affes ; Amal Ben Ameer ; Michel Auguin ; François Verdier ; Calypso Barnes</i>	
SOFT-NEON: A STUDY ON REPLACING THE NEON ENGINE OF AN ARM SOC WITH A RECONFIGURABLE FABRIC	229
<i>Jose Raul Garcia Ordaz ; Dirk Koch</i>	
ARCHITECTURE FOR FRACTAL DIMENSION ESTIMATION BASED ON MINKOWSKI-BOULIGAND METHOD USING INTEGER DISTANCES	231
<i>Isabela Rossales ; Maximilian Luppe</i>	
SHA-3 INSTRUCTION SET EXTENSION FOR A 32-BIT RISC PROCESSOR ARCHITECTURE	233
<i>Ahmed S. Eissa ; Mahmoud A. Elmohr ; Mostafa A. Saleh ; Khaled E. Ahmed ; Mohammed M. Farag</i>	
TEMPORIZED DATA PREFETCHING ALGORITHM FOR NOC-BASED MULTIPROCESSOR SYSTEMS	235
<i>Maria Cireno ; André Aziz ; Edna Barros</i>	
HW/SW CO-DESIGN BASED IMPLEMENTATION OF GAS DISCRIMINATION	237
<i>Amine Ait Si Ali ; Abbes Amira ; Faycal Bensaali ; Mohieddine Benammar ; Amine Bermak</i>	
ARCHITECTURE FOR QUADRUPLE PRECISION FLOATING POINT DIVISION WITH MULTI-PRECISION SUPPORT	239
<i>Manish Kumar Jaiswal ; Hayden K. -H So</i>	
OOLOG: A BASEBAND PROCESSOR EXTENSION TO THE RISC-V ISA	241
<i>Cecil Accetti R. A. Melo ; Edna Barros</i>	

RELATION-ORIENTED RESOURCE ALLOCATION FOR MULTI-ACCELERATOR SYSTEMS 243
Teng Yu ; Bo Feng ; Mark Stillwell ; Jose Gabriel F Coutinho ; Wenlai Zhao ; Shuang Liang ; Wayne Luk ;
Alexander L. Wolf ; Yuchun Ma
Author Index