

2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoc 2016)

**Lyon, France
21 – 23 September 2016**



**IEEE Catalog Number: CFP16MCO-POD
ISBN: 978-1-5090-3532-8**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16MCO-POD
ISBN (Print-On-Demand):	978-1-5090-3532-8
ISBN (Online):	978-1-5090-3531-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip MCSoc 2016 Table of Contents

Message from the IEEE MCSoc-16 General Chair and Steering Committee Chair.....	x
Message from the IEEE MCSoc-16 Program Co-Chairs.....	xi
IEEE MCSoc-16 Organization.....	xii
Technical Program Committee.....	xiv

Session 1: Architectures

AFFORDe: Automatic Allocation and Floorplanning for SPMD Architecture	1
<i>Wissem Chouchene, Rabie Ben Atitallah, and Jean-Luc Dekeyser</i>	
Acceleration of Full-PIC Simulation on a CPU-FPGA Tightly Coupled Environment	8
<i>Ryotaro Sakai, Naru Sugimoto, Takaaki Miyajima, Naoyuki Fujita, and Hideharu Amano</i>	
Improvement of Line Coding Overhead Targeting Both Run-Length and DC-Balance	15
<i>Sarat Yoowattana and Tomohiro Yoneda</i>	
Data and Commands Communication Protocol for Neuromorphic Platform Configuration	23
<i>Alessandro Siino, Francesco Barchi, Sergio Davies, Gianvito Urgese, and Andrea Acquaviva</i>	

Session 2: Interconnect Networks (NoCs) I

Adaptive VC Organization and Arbitration for Efficient NoC Design	31
<i>Masoud Oveis-Gharan and Gul N. Khan</i>	
Heuristic Based Routing Algorithm for Network on Chip	39
<i>Asma Benmessaoud Gabis, Marc Sevaux, Pierre Bomel, Mouloud Koudil, and Karima Benatchba</i>	

A Scalability Analysis of Many Cores and On-Chip Mesh Networks on the TILE-Gx Platform	46
<i>Ye Liu, Hiroshi Sasaki, Shinpei Kato, and Masato Eda</i>	

Session 3: Energy Efficiency

The Role of Self-Awareness and Hierarchical Agents in Resource Management for Many-Core Systems	53
<i>Maximilian Götzinger, Amir M. Rahmani, Martin Pongratz, Pasi Liljeberg, Axel Jantsch, and Hannu Tenhunen</i>	
Exploiting Large Memory Using 32-Bit Energy-Efficient Manycore Architectures	61
<i>Mohamed L. Karaoui, Pierre-Yves Péneau, Quentin Meunier, Franck Wajsbürt, and Alain Greiner</i>	
2-Step Power Scheduling with Adaptive Control Interval for Network Intrusion Detection Systems on Multicores	69
<i>Lau Phi Tuong and Keiji Kimura</i>	

Session 4: Benchmarks

A Robust Methodology for Performance Analysis on Hybrid Embedded Multicore Architectures	77
<i>Romain Saussard, Boubker Bouzid, Marius Vasiliu, and Roger Reynaud</i>	
A Data Locality and Memory Contention Analysis Method in Embedded NUMA Multi-core Systems	85
<i>Lin Li, Markus Fussenegger, and Gordon Cichon</i>	
Going beyond Mean and Median Programs Performances	93
<i>Julien Worms and Sid Touati</i>	
High-Precision Performance Estimation of Dynamic Dataflow Programs	101
<i>Malgorzata Michalska, Simone Casale-Brunet, Endri Bezati, and Marco Mattavelli</i>	

Session 5: Interconnect Networks (NoCs) II

Power Management Controller for Online Power Saving in Network-on-Chips	109
<i>Stephanie Friederich, Marco Neber, and Jürgen Becker</i>	
Time-Triggered and Rate-Constrained On-chip Communication in Mixed-Criticality Systems	117
<i>Hamidreza Ahmadian, Roman Obermaisser, and Mohammed Abuteir</i>	
A Benes Based NoC Switching Architecture for Mixed Criticality Embedded Systems	125
<i>Steve Kerrison, David May, and Kerstin Eder</i>	

Session 6: Reconfigurable and Parallel Computing

NoC Based Virtualized Accelerators for Cloud Computing	133
<i>Hiliwi Leake Kidane, El-Bay Bourennane, and Gilberto Ochoa-Ruiz</i>	
cReComp: Automated Design Tool for ROS-Compliant FPGA Component	138
<i>Kazushi Yamashina, Hitomi Kimura, Takeshi Ohkawa, Kanemitsu Ootsu, and Takashi Yokota</i>	
Network on Chip and Parallel Computing in Embedded Systems	146
<i>Dihia Belkacemi, Youcef Bouchebaba, Mehammed Daoui, and Mustapha Lalam</i>	

Session 7: Emerging Technologies and Paradigms

Dynamic Ring-Based Multicast with Wavelength Reuse for Optical Network on Chips	153
<i>Feiyang Liu, Haibo Zhang, Yawen Chen, Zhiyi Huang, and Huaxi Gu</i>	
Impact of On-chip Power Distribution on Temperature-Induced Faults in Optical NoCs	161
<i>Melika Tinati, Somayyeh Koochi, and Shaahin Hessabi</i>	

Session 8: Design I

A Task Allocation Method for the DTTR Scheme Based on the Parallelism of Tasks	169
<i>Hiroshi Saito, Masashi Imai, and Tomohiro Yoneda</i>	
Accelerating Multicore Architecture Simulation Using Application Profile	177
<i>Keiji Kimura, Gakuho Taguchi, and Hironori Kasahara</i>	
Performance Prediction of Application Mapping in Manycore Systems with Artificial Neural Networks	185
<i>Abdoulaye Gamatié, Roman Ursu, Manuel Selva, and Gilles Sassatelli</i>	

Session 9: Design II

High-Precision Power Modelling of the Tegra K1 Variable SMP Processor Architecture	193
<i>Kristoffer Robin Stokke, Håkon Kvale Stensland, Pål Halvorsen, and Carsten Griwodz</i>	
Full-System Simulation of big.LITTLE Multicore Architecture for Performance and Energy Exploration	201
<i>Anastasiia Butko, Florent Bruguier, Abdoulaye Gamatié, Gilles Sassatelli, David Novo, Lionel Torres, and Michel Robert</i>	
Communication-Based Power Modelling for Heterogeneous Multiprocessor Architectures	209
<i>Baptiste Roux, Matthieu Gautier, Olivier Sentieys, and Steven Derrien</i>	
Design Space Exploration Problem Formulation for Dataflow Programs on Heterogeneous Architectures	217
<i>Małgorzata Michalska, Nicolas Zufferey, Endri Bezati, and Marco Mattavelli</i>	

Session 10: Interconnect Networks (NoCs) III

Distributed Dynamic Rate Adaptation on a Network on Chip with Traffic Distortion	225
<i>Yves Durand, Christian Bernard, and Fabien Clermidy</i>	
Optimizing Latencies and Customizing NoC of Time-Predictable Heterogeneous Multi-core Processor	233
<i>Zoran Salcic, Muhammad Nadeem, Heejong Park, and Juergen Teich</i>	
Increasing the Efficiency of Latency-Driven DVFS with a Smart NoC Congestion Management Strategy	241
<i>José V. Escamilla, Mario R. Casu, and José Flich</i>	

Session 11: Programming

Network Contention-Aware Method to Evaluate Data Coherency Protocols within a Compilation Toolchain	249
<i>Loïc Cudennec, Safae Dahmani, Guy Gogniat, Cédric Maignan, and Martha Johanna Sepúlveda</i>	
Dual-Engine Cross-ISA DBTO Technique Utilising MultiThreaded Support for Multicore Processor System	257
<i>Joo On Ooi, Fawnizu Azmadi B. Hussin, and Nordin Zakaria</i>	
Pushing the Limits of Online Auto-Tuning: Machine Code Optimization in Short-Running Kernels	265
<i>Fernando Endo, Damien Couroussé, and Henri-Pierre Charles</i>	

Special Session on Programming Models and Methods for Heterogeneous Parallel Embedded Systems

Supporting Static Binding in Stream Rewriting for Heterogeneous Many-Core Architectures	273
<i>Lars Middendorf and Christian Haubelt</i>	
Why Comparing System-Level MPSoC Mapping Approaches is Difficult: A Case Study	281
<i>Andres Goens, Robert Khasanov, Jeronimo Castrillon, Simon Polstra, and Andy Pimentel</i>	
Programming Models and Methods for Heterogeneous Parallel Embedded Systems	289
<i>Simone Casale-Brunet, Endri Bezati, and Marco Mattavelli</i>	

Special Session on Approaches and Frameworks for Predictable Multi-core Processing

The ForeC Synchronous Deterministic Parallel Programming Language for Multicores	297
<i>Eugene Yip, Alain Girault, Partha S. Roop, and Morteza Biglari-Abhari</i>	
Portable Multicore Resource Management for Applications with Performance Constraints	305
<i>Connor Imes, David H. K. Kim, Martina Maggio, and Henry Hoffmann</i>	
Language and Compilation of Parallel Programs for *-Predictable MPSoC Execution Using Invasive Computing	313
<i>Jürgen Teich, Michael Glaß, Sascha Roloff, Wolfgang Schröder-Preikschat, Gregor Snelting, Andreas Weichslgartner, and Stefan Wildermann</i>	
Constructing Time-Predictable MPSoCs: Avoid Conflicts in Temporal Control	321
<i>Peter Puschner, Bekim Cilku, and Daniel Prokesch</i>	

Special Session on Auto-Tuning for Multicore and GPU (ATMG) I

Faster Method for Tuning the Tile Size for Tile Matrix Decomposition	329
<i>Tomohiro Suzuki</i>	
Auto-Tuning TRSM with an Asynchronous Task Assignment Model on Multicore and Multi-GPU Systems	337
<i>Murilo Boratto, Pedro Alonso, and Domingo Giménez</i>	
On Constructing Cost Models for Online Automatic Tuning Using ATMathCoreLib: Case Studies through the SVD Computation on a Multicore Processor	345
<i>Seiji Nagashima, Takeshi Fukaya, and Yusaku Yamamoto</i>	
Autotuning of a Cut-Off for Task Parallel Programs	353
<i>Shintaro Iwasaki and Kenjiro Taura</i>	

Special Session on Auto-Tuning for Multicore and GPU (ATMG) II

A Performance Model and Efficiency-Based Assignment of Buffering Strategies for Automatic GPU Stencil Code Generation	361
<i>Yue Hu, David M. Koppelman, and Steven R. Brandt</i>	
Meta-programming and Multi-stage Programming for GPGPUs	369
<i>Ian Masliah, Marc Baboulin, and Joel Falcou</i>	
Automatic Thread-Block Size Adjustment for Memory-Bound BLAS Kernels on GPUs	377
<i>Daichi Mukunoki, Toshiyuki Imamura, and Daisuke Takahashi</i>	
A Code Selection Mechanism Using Deep Learning	385
<i>Hang Cui, Shoichi Hirasawa, Hiroyuki Takizawa, and Hiroaki Kobayashi</i>	
Author Index	393