12th Annual International Wafer-Level Packaging Conference (IWLPC 2015)

Interconnecting WLP, MEMS & 2.5/3D Integration

San Jose, California, USA 12 - 14 October 2015

ISBN: 978-1-5108-3303-6

Printed from e-media with permission by:

Curran Associates, Inc. 57 Morehouse Lane Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Printed by Curran Associates, Inc. (2017)

For permission requests, please contact Surface Mount Technology Association (SMTA) at the address below.

Surface Mount Technology Association (SMTA) 6600 City West Parkway Eden Prairie, MN 55344 USA

Phone: (952) 920-7682 Fax: (952) 926-1819

smta@smta.org

Additional copies of this publication are available from:

Curran Associates, Inc. 57 Morehouse Lane Red Hook, NY 12571 USA Phone: 845-758-0400

Fax: 845-758-2633

Email: curran@proceedings.com Web: www.proceedings.com

	Session	ns at a Glance: Tuesday, Od	ctober 13		
7:00 AM	Pagistration Opens				
	WLP TRACK MONTEREY ROOM Session 1: Fan Out WLP Technologies and Applications	3D TRACK SAN CARLOS ROOM Session 2 - TSV Processing Considerations	MEMS TRACK SANTA CLARA Session 3 - MEMS and Sensor Packaging Solutions		
8:30 AM	Fan-Out Wafer Level Packaging: Market and Technology TrendsN/A Thibault Buisson, Yole Développement	A Study of Microbump Metrology and Defectivity at 20um Pitch and Below for 3D TSV Stacking12 Maarten Liebens, IMEC	Full Hermetic 3D Wafer-Level-Packaging for LED and Sensor ModulesN/A Martin Wilke, P.Eng., Fraunhofer IZM		
	Fan-Out WLP Technology as 2D, 3D System in Packaging (SiP) SolutionN/A Jong Heon Kim, Nepes Corporation	TBD	Advanced MEMS and Packaging: Photoresist, Adhesive and Thin Film Processing Solutions for Lift-Off Processing30 Richard Redburn, EV Group, Steven Sorrentino,		
	Low Stress And Volatile-Free Spin-On Dielectric Silicone Solution For Wafer-Level Packaging Applications1 Byung Hwang Ph.D., Dow Corning Europe S.A	Methods for Assembly of TSV Products20 Tom Strothmann, Kulicke & Soffa	SiP's for Internet of Things (lot)– 3D CIS/IC and MEMS/IC IntegrationN/A John Lau, Ph.D., ASM		
	Integration Through Wafer-Level Packaging Approach6 Kai Liu, STATS ChipPAC	Wet Cleaning as an Improved Final Quality Control of DRIE-Produced Features24 Travis Acra, Dynaloy	Scalable High-rate Nanoscale Printing for Electronics, Interconnects, Sensors, Energy and Materials ApplicationsN/A Ahmed Busnaina, Ph.D., Northeastern University		
10:30 AM	Refreshment Break Exhibit Hall				
11:10 AM	Welcome Comments - Steven Xu, Ph.D., Qualcomm, Conference Chair				
11:20 AM	Keynote Address: Rama Alapati, Director of GLOBALFOUNDRIES - Package Architecture & Customer Technology (PACT) High Density Fan-Out: Evolution or Revolution OAK BALLROOM (2ND FLOOR) Lunch Break				
12:15 PM					
	WLP TRACK MONTEREY ROOM Session 4 - Fan-Out WLCSP	3D TRACK SAN CARLOS ROOM Session 5 – 3D and TSV Metrology Methodologies	MEMS TRACK SANTA CLARA Session 6 - MEMS Process Technologies		
1:45 PM	An Analysis of Key Cost and Yield Drivers for Fan- Out Wafer-Level Packaging40 Amy Palesko, SavanSys Solutions LLC	Metrology Considerations for Through Silicon Via Manufacturing62 Ke Xiao, Ph.D., Nanometrics, Inc	An Experimental Investigation on the Covering Process of the Polymer Chip with Various GeometriesN/A Jae Sung Yoon,Ph.D., Korea Institute of Machinery & Materials (KIMM)		
2:15 PM	Temporary Wafer Carrier Solutions for Thin FOWLP and eWLB-based PoP46 Thomas Uhrmann, Jose Campos EV Group	The X-Ray Metrology of TSV's69 David Bernard, Ph.D., Nordson DAGE	Improving Device Yields and Throughput Using Plasma Dicing84 Dave Thomas, SPTS Technologies		
	Chips "Face-Up" Panelization Approach for Fan- Out Packaging54 Boyd Rogers, Debbie Sanchez, Ph.D., Deca Technologies	Approaches and Challenges for 3D Packaging Charles Woychik, Invensas75	3D-WLP by Using Cu-TSV for Thin MEMS Accelerometer Packages89 Lutz Hofmann, Fraunhofer ENAS		
3:15 PM	Refreshment Break Exhibit Hall				
4:00 PM	Panel Discussion: Fan-Out WLP Panel Processing OAK BALLROOM (2nd FLOOR)				
	Moderator: Jan Vardaman, President, TechSearch International, Inc. Panelists: Jose Campos, NANIUM, S.A. Bill Chen, ASE Tim Olson, Deca Technologies Beth Keser, Ph.D., Qualcomm Thomas Uhrmann, EV Group				
5:30pm -	Exhibitor Reception Exhibit Hall				

	Sessio	ns at a Glance: Wednesday, Oc	tober 14		
7:00 AM	Registration Opens Bayshore Foyer				
8:30 AM	Keynote Address: Sitaram Arkalgud, VP of Invensas - 2.5D/3D IC,Examining Low Cost Alternatives OAK BALLROOM (2ND FLOOR)				
9:30 AM	Refreshment Break Exhibit Hall				
	WLP TRACK MONTEREY ROOM	3D TRACK SAN CARLOS ROOM	WLP TRACK SANTA CLARA		
	Session 7 - Fan-In WLP Advances	Session 8 - Emerging 2.5 and 3D Process Technologies	Session 9 - Cu Pillar Bumping and Assembly Considerations		
	Fan-In WLP: Technology and Market TrendsN/A Andrej Ivankovic, Ph.D., Yole Développement	Interposer Based Integration of Advanced Memories and an ASIC107 Muhammed Waqas Chaudhary, Fraunhofer IIS/EAS	Assembly and Reliability Characterization of FCCSP with Fine Pitch Cu Pillar Bump on Thin Coreless Substrate Using No-Clean Flux and Molded Underfill Weidong Liu, Huatian Technology and Ted Tessier, FlipChip International133		
10:45 AM	Final Test Solution of WLCSP DevicesN/A Michael Frazier, Xcerra	Optimization of Through Si Via Last Lithography for 3D Packaging113 Gareth Kenyon., Ultratech Inc.	Assemblies Containing Copper Pillar Structures Processed Using One Step Chip Attach Materials (OSCA) and Conventional Mass Reflow Processing Daniel Duffy, Kester Inc138		
	Dual Chip Wafer-Level CSP with Sintering Paste LGA97 Catherine Shearer, Ormet Circuits, Inc.	Comparison Between Wet and Dry Si via Reveal in 3D Backside Processing121 Dave Thomas, SPTS Technologies	Low Cost Solutions for Cu Pillar Flip Chip Package Fernando Roa, AmkorN/A		
	Development Approach & Process Optimization for Sidewall WLCSP Protection103 Lee Smith, UTAC	Structural Integrity of a 3D TSV Package Under Thermal Loading; Structural Mechanics Based Study127 Mohammed Shahid Ali, The University of Texas at Arlington			
12:45 PM	Lunch Break Exhibit Hall				
	Panel Discussion: Interposers, 3D TSVs, and Alternatives: What are the Options and Where do They Fit? OAK BALLROOM (2nd FLOOR)				
	Moderator: Françoise Von Trapp, 3D InCites Panelists: Aric Shorey, Corning, Inc. Thibeault Brisson, Yole Developpement Hughes Metras, CEA-Leti Mike Kelly, Amkor Technology				
3:15 PM	Refreshment Break Exhibit Hall				
	WLP TRACK MONTEREY ROOM	3D TRACK SAN CARLOS ROOM	WLP TRACK SANTA CLARA		
	Session 10 - WLP Process and Lithography	Session 11 - Thin 3D Enabling Technologies	Session 12 - Equipment Advances in WLP		
	Advanced Lithography and Electroplating for High Aspect Ratio Cu Pillars146 Keith Best, Rudolph Technologies	Ultra-Thin Component Embedded Packaging using Polyimide-Based PlatformN/A Arun Gowda, Ph.D., GE Global Research	Massively Parallel 3D Inspection and Metrology of µFeatures in 3D Packaging170 Arun Aiyer, Ph.D., Frontier Semiconductor		
	Cleaning Copper Pillar Flip Chip Die without Attack to Exposed MetalsN/A Mike Bixenman DBA, KYZEN Corporation	Thin Wafer 3D-TSV Processing Temporary Bonding Adhesive FilmN/A Fred Lo, Al Technology, Inc.	DSC300 Gen2 Platform Combines Projection Lithography Performance with Advantages of Full- field Exposure Technology176 Habib Hichri, Ph.D., SUSS MicroTec		
	Stencil Design for Wafer Level Ball Drop and Flip Chip Assembly151 Sue Holmes, Photo Stencil	A High Temperature Vapor Phase Polymer for Wafer- Level Packaging163 Rakesh Kumar, Ph.D., Specialty Coating Systems	Photolithography Study for High-Density Integration TechnologiesN/A Hiromi Suda, CANON INC.		
5:30 PM	IWLPC Conclusion				