

2016 28th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2016)

**Los Angeles, California, USA
26 – 28 October 2016**



**IEEE Catalog Number: CFP16307-POD
ISBN: 978-1-5090-6109-9**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16307-POD
ISBN (Print-On-Demand):	978-1-5090-6109-9
ISBN (Online):	978-1-5090-6108-2
ISSN:	1550-6533

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2016 IEEE 28th International Symposium on Computer Architecture and High Performance Computing **SBAC-PAD 2016**

Table of Contents

Message from the General Chairs.....	ix
Message from the Program Chairs	x
Organizing Committee.....	xi
Program Committee and External Reviewers.....	xii
Keynotes.....	xv

Session 1 - Best Paper Finalists

A Scalable Algorithm for Simulating the Structural Plasticity of the Brain	1
<i>Sebastian Rinke, Markus Butz-Ostendorf, Marc-André Hermanns, Mikaël Naveau, and Felix Wolf</i>	
Using Balanced Data Placement to Address I/O Contention in Production Environments	9
<i>Sarah Neuwirth, Feiyi Wang, Sarp Oral, Sudharshan Vazhkudai, James Rogers, and Ulrich Bruening</i>	
Dynamic Inter-Thread Vectorization Architecture: Extracting DLP from TLP	18
<i>Sajith Kalathingal, Sylvain Collange, Bharath N. Swamy, and André Seznec</i>	
HYPPO: A Hybrid, Piecewise Polynomial Modeling Technique for Non-Smooth Surfaces	26
<i>Travis Johnston, Connor Zanin, and Michela Taufer</i>	

Session 2 - Hardware Accelerators

Automatic Insertion of Copy Annotation in Data-Parallel Programs	34
<i>Gleison Souza Diniz Mendonça, Breno Campos Ferreira Guimarães, Péricles Rafael Oliveira Alves, Fernando Magno Quintão Pereira, Márcio Machado Pereira, and Guido Araújo</i>	
Partitioning GPUs for Improved Scalability	42
<i>Johan Janzén, David Black-Schaffer, and Andra Hugo</i>	
MAGC: A Mapping Approach for GPU Clusters	50
<i>Seyed H. Mirsadeghi, Iman Faraji, and Ahmad Afsahi</i>	
Designing High Performance Heterogeneous Broadcast for Streaming Applications on GPU Clusters	59
<i>C.-H. Chu, K. Hamidouche, H. Subramoni, A. Venkatesh, B. Elton, and D.K. Panda</i>	

Session 3 - Applications

Performance-Aware Device Driver Architecture for Signal Processing	67
<i>Stefan Sydow, Mohannad Nabelsee, Anselm Busse, Sebastian Koch, and Helge Parzyjegl</i>	
Speeding Up Stencil Computations with Kernel Convolution	76
<i>Guilherme C. Januario, Bryan S. Rosenberg, Yoonho Park, Michael Perrone, Jose Moreira, and Tereza C.M.B. Carvalho</i>	
A Study of Power-Performance Modeling Using a Domain-Specific Language	84
<i>Mariam Umar, Jeremy S. Meredith, Jeffrey S. Vetter, and Kirk W. Cameron</i>	
STOMP: Statistical Techniques for Optimizing and Modeling Performance of Blocked Sparse Matrix Vector Multiplication	93
<i>Steena Monteiro, Forrest Iandola, and Daniel Wong</i>	

Session 4 - Memory Systems

Empirical, Analytical Study of Hardware-Based Page Swap in Hybrid Main Memory System	101
<i>Ju-Young Jung and Rami Melhem</i>	
Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor	109
<i>Zhe Wang, Daniel A. Jiménez, Tao Zhang, Gabriel H. Loh, and Yuan Xie</i>	

Session 5 - Applications on Heterogeneous Platforms

Breadth-First Search on Heterogeneous Platforms: A Case of Study on Social Networks	118
<i>Luis Remis, Maria Jesus Garzaran, Rafael Asenjo, and Angeles Navarro</i>	
Optimisation of a Molecular Dynamics Simulation of Chromosome Condensation	126
<i>Timothy R. Law, Jonny Hancox, Tammy M.K. Cheng, Raphaël A.G. Chaleil, Steven A. Wright, Paul A. Bates, and Stephen A. Jarvis</i>	
A Parallelization of a Simulated Annealing Approach for 0-1 Multidimensional Knapsack Problem Using GPGPU	134
<i>Bianca De Almeida Dantas and Edson Norberto Cáceres</i>	
Parallel Pairwise Correlation Computation on Intel Xeon Phi Clusters	141
<i>Yongchao Liu, Tony Pan, and Srinivas Aluru</i>	

Session 6 - Architecture

REPP-H: Runtime Estimation of Power and Performance on Heterogeneous Data Centers	150
<i>Rajiv Nishtala, Xavier Martorell, Vinicius Petrucci, and Daniel Mossé</i>	
An Image Processing VLIW Architecture for Real-Time Depth Detection	158
<i>Dan Iorga, Razvan Nane, Yi Lu, Edwin Van Dalen, and Koen Bertels</i>	
On the Dark Silicon Automatic Evaluation on Multicore Processors	166
<i>Tony Santos, Ana Silva, Liana Duenha, Ricardo Santos, Edward Moreno, and Rodolfo Azevedo</i>	
Value Reuse Potential in ARM Architectures	174
<i>Rodrigo C. De Moura, Giovane O. Torres, Maurício L. Pilla, Laércio L. Pilla, Amarildo T. Da Costa, and Felipe M.G. França</i>	

Session 7 - Parallel and Distributed Systems

Planning Your SQL-on-Hadoop Deployment Using a Low-Cost Simulation-Based Approach	182
<i>Jun Liu, Bianny Bian, and Samantika Subramaniam Sury</i>	
Dynamic Reconfiguration of Data Parallel Programs	190
<i>Vinicius Dias, Wagner Meira Jr., and Dorgival Guedes</i>	
MR-Advisor: A Comprehensive Tuning Tool for Advising HPC Users to Accelerate MapReduce Applications on Supercomputers	198
<i>Md. Wasi-Ur-Rahman, Nusrat Sharmin Islam, Xiaoyi Lu, Dipti Shankar, and Dhabaleswar K. (Dk) Panda</i>	

Energy Aware Dynamic Provisioning for Heterogeneous Data Centers	206
<i>Violaine Villebonnet, Georges Da Costa, Laurent Lefevre, Jean-Marc Pierson,</i> <i>and Patricia Stolf</i>	
Scheduling Matters: Area-Oriented Heuristic for Resource Management	214
<i>Jeremy Benson, Trilce Estrada, Arnold L. Rosenberg, and Michela Taufer</i>	
Author Index	222