

2016 IEEE 25th Asian Test Symposium (ATS 2016)

**Hiroshima, Japan
21-24 November 2016**



IEEE Catalog Number: CFP16067-POD
ISBN: 978-1-5090-3810-7

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16067-POD
ISBN (Print-On-Demand):	978-1-5090-3810-7
ISBN (Online):	978-1-5090-3809-1
ISSN:	1081-7735

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2016 IEEE 25th Asian Test Symposium

ATS 2016

Table of Contents

Foreword.....	xi
Organizing Committee.....	xii
Program Committee.....	xiii
Steering Committee.....	xv
Reviewers.....	xvi
Tutorial 1: Industrial Advancements in Diagnosis Driven	
Yield Analysis.....	xvii
Tutorial 2: Combining Structural and Functional Test	
Approaches across System Levels.....	xviii
Keynote Address.....	xix
Invited Talks.....	xx
Special Plenary in Honor of Prof. Edward J. McCluskey.....	xxii
Keynote in Honor of Prof. McCluskey.....	xxiv
Tributes to Prof. McCluskey.....	xxvi
25th Anniversary Panel Session.....	xxviii
The 25th Anniversary Awards.....	xxx
Sponsors.....	xxxi
ATS 2017 Call for Papers.....	xxxii

Session 1A: Delay Test and Simulation

X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test	1
<i>Matthias Kampmann and Sybille Hellebrand</i>	
Crypt-Delay: Encrypting IP Cores with Capabilities for Gate-level Logic and Delay Simulations	7
<i>Parameswaran Ramanathan and Kewal K. Saluja</i>	
On the Switching Activity in Faulty Circuits During Test Application	13
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
Timing-Accurate Estimation of IR-Drop Impact on Logic- and Clock-Paths During At-Speed Scan Test	19
<i>Stefan Holst, Eric Schneider, Xiaoping Wen, Seiji Kajihara, Yuta Yamato, Hans-Joachim Wunderlich, and Michael A. Kochte</i>	

Session 1B: Fault Diagnosis, Debug and Verification

Repairable Cell-Based Chip Design for Simultaneous Yield Enhancement and Fault Diagnosis	25
<i>Sheng-Lin Lin, Cheng-Hung Wu, and Kuen-Jong Lee</i>	
A New Approach for Debugging Logic Circuits without Explicitly Debugging Their Functionality	31
<i>Amir Masoud Gharehbaghi and Masahiro Fujita</i>	
A Verification Guided Approach for Selective Program Transformations for Approximate Computing	37
<i>Sayandeep Mitra, Moumita Das, Ansuman Banerjee, Kausik Datta, and Tsung-Yi Ho</i>	
Property Coverage Analysis Based Trustworthiness Verification for Potential Threats from EDA Tools	43
<i>Yingxin Qiu, Huawei Li, Tiancheng Wang, Bo Liu, Yingke Gao, and Xiaowei Li</i>	

Session 1C: Hardware Security

Efficient Attack on Non-linear Current Mirror PUF with Genetic Algorithm	49
<i>Qingli Guo, Jing Ye, Yue Gong, Yu Hu, and Xiaowei Li</i>	
Noise-Resilient SRAM Physically Unclonable Function Design for Security	55
<i>Sujay Pandey, Sabyasachi Deyati, Adit Singh, and Abhijit Chatterjee</i>	
On Test Points Enhancing Hardware Security	61
<i>Elham Moghaddam, Nilanjan Mukherjee, Janusz Rajski, Jerzy Tyszer, and Justyna Zawada</i>	
Side-Channel Attack on Flipped Scan Chains	67
<i>Sying-Jyan Wang, Ting-Jui Choi, and Katherine Shu-Min Li</i>	

Session 2A: Special Session 1

Test and Reliability Issues in 2.5D and 3D Integration	73
<i>Mehdi Tahoori and Krishnendu Chakrabarty</i>	
Testing of Interposer-Based 2.5D Integrated Circuits: Challenges and Solutions	74
<i>Ran Wang and Krishnendu Chakrabarty</i>	
Pre-Bond and Post-Bond Testing of TSVs and Die-to-Die Interconnects	80
<i>Shi-Yu Huang</i>	
Multicast Test Architecture and Test Scheduling for Interposer-Based 2.5D ICs	86
<i>Shengcheng Wang, Ran Wang, Krishnendu Chakrabarty, and Mehdi B. Tahoori</i>	

Session 2B: Analog and Mixed-Signal Test

A Study on the Transfer Function Based Analog Fault Model for Linear and Time-Invariant Continuous-Time Analog Circuits	92
<i>Hao-Chiao Hong and Long-Yi Lin</i>	
Concurrent Stimulus and Defect Magnitude Optimization for Detection of Weakest Shorts and Opens in Analog Circuits	96
<i>Barry Muldrey, Sabyasachi Deyati, and Abhijit Chatterjee</i>	

Model-Free Testing of Analog Circuits	102
<i>Mehrdad Heydarzadeh, Hao Luo, and Mehrdad Nourani</i>	

Session 2C: Scan Test

Scan Chain Adaptation through ECO	107
<i>Jasvir Singh, Anuj Grover, Mausumi Pohit, Anurag Singh Baghel, Gurjit Kaur, and Shalini Pathak</i>	
Test Strategies for Reconfigurable Scan Networks	113
<i>Michael A. Kochte, Rafal Baranowski, Marcel Schaal, and Hans-Joachim Wunderlich</i>	
Test Time Minimization in Reconfigurable Scan Networks	119
<i>Riccardo Cantoro, Marco Palena, Paolo Pasini, and Matteo Sonza Reorda</i>	

Session 3A: Industry Session (Oral Presentation)

Rectangular Waveform Generation with Harmonics Suppression	125
<i>Masayuki Kawabata, Koji Asami, Shohei Shibuya, Tomonori Yanagida, and Haruo Kobayashi</i>	
Achieving Acceptable Bit Error Rate for 40 Gbps Link Using Signal Conditioning Techniques	126
<i>Jayalaxmi Satishkumar and Nagesh Vaidya</i>	
Design and Implementation of EMIB Testing on 2.5D FPGA Transceiver	127
<i>Lai Pheng Tan, Shen Shen Lee, and Kian Hui Wong</i>	
Application of Data Mining Based Scan Diagnosis Yield Analysis in a Foundry and Fabless Working Environment	128
<i>Hao Shen, Lance Shen, Pierce Xu, Wu Yang, and Junna Zhong</i>	
rosTest: Universal Test Framework for Real-Time Operating System	129
<i>Siaw Chen Lee and Ong Soon Ee</i>	
An Optical/Electrical Test System for 100-Gb/s Optical Interconnection Devices for High Volume Production	130
<i>Takeshi Mizushima, Kazuki Shirahata, Tasuku Fujibe, Hidenobu Matsumura, Daisuke Watanabe, Hiroyuki Mineo, and Shin Masuda</i>	
Multi-configuration Scan Structure for Various Purposes	131
<i>Hiroyuki Iwata and Jun Matsushima</i>	

Session 3C: Fault Diagnosis

On Achieving Maximal Chain Diagnosis Resolution through Test Pattern Selection	132
<i>Xijiang Lin, Sudhakar M. Reddy, and Wu-Tung Cheng</i>	
A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction	138
<i>M. Enamul Amyeen, Irith Pomeranz, and Srikanth Venkataraman</i>	
A Neural-Network-Based Fault Classifier	144
<i>Laura Rodríguez Gómez and Hans-Joachim Wunderlich</i>	

Session 4B: Fault Modeling

High-Throughput Transistor-Level Fault Simulation on GPUs	150
<i>Eric Schneider and Hans-Joachim Wunderlich</i>	
Layout-Oriented Defect Set Reduction for Fast Circuit Simulation in Cell-Aware Test	156
<i>Hsuan-Wei Liu, Bing-Yang Lin, and Cheng-Wen Wu</i>	
Reliability Assessment and Quantitative Evaluation of Soft-Error Resilient 3D Network-on-Chip Systems	161
<i>Khanh N. Dang, Michael Meyer, Yuichi Okuyama, and Abderazek Ben Abdallah</i>	

Session 4C: Power-Aware Test

An IR-Drop Aware Test Pattern Generator for Scan-Based At-Speed Testing	167
<i>Po-Fan Hou, Yi-Tsung Lin, Jiun-Lang Huang, Ann Shih, and Zoe F. Conroy</i>	
Formal Test Point Insertion for Region-based Low-Capture-Power Compact At-Speed Scan Test	173
<i>Stephan Eggersglüß, Stefan Holst, Daniel Tille, Kohei Miyase, and Xiaoqing Wen</i>	
On Optimal Power-Aware Path Sensitization	179
<i>Matthias Sauer, Jie Jiang, Sven Reimer, Kohei Miyase, Xiaoqing Wen, Bernd Becker, and Ilia Polian</i>	

Session 5A: Automatic Test Pattern Generation

Automated Optimization of Scan Chain Structure for Test Compression-Based Designs	185
<i>Harshad Dhotre, Mehdi Dehbashi, Ulrike Pfannkuchen, and Klaus Hofmann</i>	
Critical-Area-Aware Test Pattern Generation and Reordering	191
<i>Shingo Imuyama, Masayuki Arai, and Kazuhiko Iwasaki</i>	
Efficient Cell-Aware Fault Modeling by Switch-Level Test Generation	197
<i>Harry H. Chen, Simon Y-H. Chen, Po-Yao Chuang, and Cheng-Wen Wu</i>	

Session 5B: Built-In Self-Test

A Flexible Power Control Method for Right Power Testing of Scan-Based Logic BIST	203
<i>Takaaki Kato, Senling Wang, Yasuo Sato, Seiji Kajihara, and Xiaoqing Wen</i>	
Structure-Based Methods for Selecting Fault-Detection-Strengthened FF under Multi-cycle Test with Sequential Observation	209
<i>Senling Wang, Hanan T. Al-Awadhi, Soh Hamada, Yoshinobu Higami, Hiroshi Takahashi, Hiroyuki Iwata, and Jun Matsushima</i>	

Session 5C: 3D IC Testing

Autonomous Testing for 3D-ICs with IEEE Std. 1687	215
<i>Jin-Cun Ye, Michael A. Kochte, Kuen-Jong Lee, and Hans-Joachim Wunderlich</i>	
Die-to-Die Clock Skew Characterization and Tuning for 2.5D ICs	221
<i>Shi-Yu Huang and Chih-Chieh Zheng</i>	

Session 6A: Special Session 4: Managing Reliability of Integrated Circuits: Lifetime Metering and Design for Healing

Managing Reliability of Integrated Circuits: Lifetime Metering and Design for Healing	227
<i>Sandip Kundu</i>	
Highly Dependable Multi-processor SoCs Employing Lifetime Prediction Based on Health Monitors	228
<i>Yong Zhao and Hans G. Kerkhoff</i>	
Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control	234
<i>Song Bian, Michihiro Shintani, Zheng Wang, Masayuki Hiromoto, Anupam Chattopadhyay, and Takashi Sato</i>	
Modeling Residual Lifetime of an IC Considering Spatial and Inter-Temporal Temperature Variations	240
<i>Md Nazmul Islam and Sandip Kundu</i>	

Session 6B: Fault Tolerance

Functional Diagnosis for Graceful Degradation of NoC Switches	246
<i>Atefe Dalirsani and Hans-Joachim Wunderlich</i>	
Novel Low Cost and Double Node Upset Tolerant Latch Design for Nanoscale CMOS Technology	252
<i>Aibin Yan, Zhengfeng Huang, Xiangsheng Fang, Xiaolin Xu, and Huaguo Liang</i>	
Quality Aware Error Detection in 2-D Separable Linear Transformation	257
<i>Shih-Hsin Hu and Jacob A. Abraham</i>	

Session 6C: Analog Circuits and High-Speed I/O Test

An Optical Interconnection Test Method Applicable to 100-Gb/s Transceivers Using an ATE Based Hardware	263
<i>Kazuki Shirahata, Takeshi Mizushima, Tasuku Fujibe, Hidenobu Matsumura, Tomoyuki Itakura, Masahiro Ishida, Daisuke Watanabe, and Shin Masuda</i>	
An Ultra-High-Speed Test Module and FPGA-Based Development Platform	269
<i>Te-Hui Chen and David C. Keezer</i>	
Parametric Fault Detection in Analog Circuits: A Statistical Approach	275
<i>Supriyo Srimani, Kasturi Ghosh, and Hafizur Rahaman</i>	

Session 7A: Memory Test and Reliability

A Test Method for Finding Boundary Currents of 1T1R Memristor Memories	281
<i>Tzu-Ying Lin, Yong-Xiao Chen, Jin-Fu Li, Chih-Yen Lo, Ding-Ming Kwai, and Yung-Fa Chou</i>	
Adaptive ECC Techniques for Yield and Reliability Enhancement of Flash Memories	287
<i>Shyue-Kung Lu, Shang-Xiu Zhong, and Masaki Hashizume</i>	
Evaluation Technique for Soft-Error Rate in Terrestrial Environment Utilizing Low-Energy Neutron Irradiation	293
<i>Takumi Uezono, Tadanobu Toba, Kenichi Shimbo, Fumihiko Nagasaki, and Kenji Kawamura</i>	

Session 7B: Dependable Systems

Aging-Leakage Tradeoffs Using Multi-Vth Cell Library	298
<i>Hao Luo, Mehrdad Heydarzadeh, and Mehrdad Nourani</i>	
Rejuvenation of NBTI-Impacted Processors Using Evolutionary Generation of Assembler Programs	304
<i>Francesco Pellerey, Maksim Jenihhin, Giovanni Squillero, Jaan Raik, Matteo Sonza Reorda, Valentin Tihhomirov, and Raimund Ubar</i>	
Combined Impact of BTI and Temperature Effect Inversion on Circuit Performance	310
<i>Warin Sootkaneung, Sasithorn Chookaew, and Suppachai Howimanporn</i>	
Author Index	316