

2016 ACM/IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE 2016)

**Kanpur, India
18 – 20 November 2016**



**IEEE Catalog Number: CFP16MCD-POD
ISBN: 978-1-5090-2792-7**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16MCD-POD
ISBN (Print-On-Demand):	978-1-5090-2792-7
ISBN (Online):	978-1-5090-2791-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

How to Prove Hybrid Systems	1
<i>A. Platzer</i>	
Formal Feature Analysis of Hybrid Automata	2
<i>A. Costa, P. Dasgupta, G. Frehse</i>	
Parallel Reachability Analysis for Hybrid Systems	12
<i>A. Gurung, A. Deka, E. Bartocci, S. Bogomolov, R. Grosu, R. Ray</i>	
Control-flow Guided Property Directed Reachability for Imperative Synchronous Programs	23
<i>X. Li, K. Schneider</i>	
A Computer-Algebraic Approach to Formal Verification of Data-Centric Low-Level Software	34
<i>O. Marx, C. Villarraga, D. Stoffel, W. Kunz</i>	
Verifying the Concentration Property of Permutation Networks by BDDs	43
<i>T. Jain, K. Schneider</i>	
Combining Type-Checking with Model-Checking for System Verification	54
<i>Z. Ren, H. Xi</i>	
Formal Engineering Frameworks in Maritime Domain Awareness	59
<i>A. Shahir, U. Glasser, H. Shahir, M. Tayebi, H. Wehn</i>	
Frame Conditions in Symbolic Representations of UML/OCL Models	65
<i>N. Przigoda, J. Filho, P. Niemann, R. Wille, R. Drechsler</i>	
Towards Integrating Statistical Model Checking into Property-Based Testing	71
<i>B. Aichernig, R. Schumer</i>	
Multiform Logical Time for Me/Mo-codesign	77
<i>R. Simone</i>	
Clocks vs. Instants Relations: Verifying CCSL Time Constraints in UML/MARTE Models	78
<i>J. Peters, N. Przigoda, R. Wille, R. Drechsler</i>	
Specification of Precise Timing in Synchronous Dataflow Models	85
<i>P. Derler, K. Ravindran, R. Limaye</i>	
Specification, Verification, and Synthesis using Extended State Machines with Callbacks	95
<i>F. Fowze, T. Yavuz</i>	
Performance-aware Scheduling of Multicore Time-critical Systems	105
<i>J. Boudjadar, J. Kim, S. Nadjm-Tehrani</i>	
Accelerating Schedule Space Exploration of Multi-threaded Programs with GPUs	115
<i>P. Banga, A. Pai, S. Roy, M. Chaudhuri</i>	
MEMOCODE 2016 Design Contest: k-Means Clustering	125
<i>P. Milder</i>	
Trusted Cloud: How to Make the Cloud More Secure	132
<i>S. Rajaman</i>	
Verification of Component Architectures using Mode-Based Contracts	133
<i>S. Kugele, D. Marmosier, N. Mata, K. Werther</i>	
Optimal Compilation for Exposed Datapath Architectures with Buffered Processing Units by SAT Solvers	143
<i>A. Bhagyanath, K. Schneider</i>	
A Formal Approach To The Mapping Of Tasks On An Heterogenous Multicore, Energy-Aware Architecture	153
<i>E. Kofman, R. Simone</i>	
Asynchrony-Aware Static Analysis of Android Applications	163
<i>A. Mishra, A. Kanade, Y. Srikant</i>	
Step Revision in Hybrid Co-simulation with FMI	173
<i>F. Cremona, M. Lohstroh, D. Broman, M. Natale, E. Lee, S. Tripakis</i>	
An Efficient Algorithm for Monitoring Practical TPTL Specifications	184
<i>A. Dokhanchi, B. Hoxha, C. Tuncali, G. Fainekos</i>	
SmashClean: A Hardware Level Mitigation to Stack Smashing Attacks in OpenRISC	194
<i>M. Alam, D. Roy, S. Bhattacharya, V. Govindan, R. Chakraborty, D. Mukhopadhyay</i>	
Author Index	