2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2016)

Bremen, Germany 21-23 September 2016



IEEE Catalog Number: ISBN:

CFP16PAT-POD 978-1-5090-0734-9

Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP16PAT-POD

 ISBN (Print-On-Demand):
 978-1-5090-0734-9

 ISBN (Online):
 978-1-5090-0733-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com

proceedings

Table of Contents

_ 4				4.4
Tut	oria	IC X	i In	vited

Variability and Reliability Trouble Semiconductor Product Design Dr. Christian Schlünder, Infineon Technologies AG, Germany
Design Technology Co-Optimization in Advance Technology Nodes
Prof. Asen Asenov, University of Glasgow, Scotland
Some Notes about the History of Low-Power
Prof. Christian Piguet, CSEM SA Neuchatel, Switzerland
Time-Dependent Variability in Scaled MOS-Transistors
Prof. Tibor Grasser, TU Wien, Austria

Session 1: Power Reduction in Multi-core Systems

Chair: Ralph Görgen, OFFIS, Germany

1.1.	Performance Estimation of Program Partitions on Multi-core Platforms Malgorzata Michalska, Junaid Jameel Ahmad, Endri Bezati, Simone Casale Brunet and Marco Mattavelli, EPFL, Switzerland	1
1.2.	Pipelining for Dual Supply Voltage	9
	TengXu and Miodrag Potkonjak, University of California, USA.	
1.3.	Thermally-Aware Composite Run-Time CPU Power Models Matthew Walker ¹ , Stephan Diestelhorst ² , Andreas Hansson ² , Domenico Balsamo ² , Geoff Merrett ¹ and Bashir Al-Hashimi ¹ , ¹ University of Southampton, UK, ² ARM Ltd., UK.	17
	ssion 2: Optimization of Thermal Management and Ener ciency in Nanoelectronic Devices and Systems	gy
(Chair: Toufik Sadi, University of Glasgow, Scotland, UK	
2.1.	Investigation of Electro-Thermal Modeling and Analysis of Carbon Nanotube Interconnects Aida Todri-Sanial, CNRS-LIRMM/University of Montpellier, France	25
2.2.	Multi-Scale Electrothermal Simulation and Modeling of Resistive Random Access	33
	Memory Devices	
	Toufik Sadi, Liping Wang, Asen Asenov, University of Glasgow, Scotland, UK	
2.3.	Thermoelectric Effects in Graphene and Graphene-Based Nanostructures using	38
	Atomistic Simulation	
	Philippe Dollfus, Viet Hung Nguyen, Van Truong Tran, Mai Chung Nguyen, Arnaud	
	Bournel, Jerome Saint-Martin, CNRS/Universite Paris Sud, Paris	

Session 3: Near Threshold Computing

Chair: M. Tahoori, KIT, Germany

3.1.	Fully Digital On-Chip Memory Using Minimum Height Standard Cells for Near-Threshold Voltage Computing Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera Graduate School of Informatics, Kyoto	44
3.2.	University, Japan Hold-time Violation Analysis and Fixing in Near-Threshold Region	50
	Mohammad Saber, Golanbari, Saman Kiamehr, Mehdi Tahori KIT, Germany	
3.3.	Design Challenges for Near and Subthreshold Operation: A Case Study with an ARM Cortex-M0+ based WSN Subsystem James Myers, Pranay Prabhat, Anand Savanth, Sheng Yang, Rohan Gaddh ARM Ltd, Cambridge, UK	56
3.4.	Throughput Balancing for Energy Efficient Near-Threshold Manycores Ioannis Stamelakos ² , Sotirios Xydis ¹ , Gianluca Palermo ² , Cristina Silvano ² ¹ National Technical University of Athens, Greece, ² Politecnico di Milano, Italy	64
Pos	ster Session 1	

Thomas Noulis, Aristotle University of Thessaloniki, Greece	70
Secure Cryptographic Hardware Implementation Issues for High-Performance Applications Erica Tena-Sánchez, Antonio José Acosta Jiménez and Juan Núnez Martínez. Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Spain	76
Coarse-Grained Learning-Based Dynamic Voltage Frequency Scaling for Video Decoding Jia Guo and Miodrag Potkonjak, University of California Los Angeles, USA	84
TransMem: A memory architecture to support dynamic Remapping and Parallelism in low power high performance CGRAs Muhammad Adeel Tajammul, Syed Mohammad Asad Hassan Jafri, Ahmed Hemani and Peeter Ellerve, Royal Institute of Technology, Sweden	92
Deduplication in Resistive Content Addressable Memory Based Solid State Drive Roman Kaplan, Leonid Yavits, Amir Morad and Ran Ginosar Technion, Israel	100
Leakage Current Analysis in Static CMOS Logic Gates for a Transistor Network Design Approach Jorge Tonfat, Guilherme Flach and Ricardo Reis UFRGS, Brazil	107
Run-Time Schedulability Check of Real-Time Tasks for Energy Efficiency Parham Haririan and Alberto Garcia-Ortiz, University of Bremen, Germany	114
Analysis of Stress Effects on Timing of nano-Scaled CMOS Digital Integrated Circuits Hossein Aghababa, Mohammadreza Kolahdouz and Behjat Forouzandeh, University of Tehran, Iran	120

Session 4: Optimization of thermal management and energy efficiency in nano-electronic devices and systems

Chair: Toufik Sadi, University of Glasgow, Scotland, UK

Devices and Materials.	Andrea Padovani, Luca Vandelli, Paolo Pavan,	128	
4.2. Optimized Few Layer Graphene for He Sebastian Volz, Haoxue Han, EM2C.		133	
VARI Session 1: Variability a	and Aging in the Circuit		
Design Process			
Chair: Steffen Paul, ITEM, German	у		
Dependent Degradation Effects Theodor Hillebrand, Timur Schäfer	r, Nico Hellwege, Dagmar Peters-Drolshagen and	136	
V.2. Steffen Paul, University of Bremen, C RRAM Variability and Its Mitigation Sc Peyman Pouyan ¹ , Esteve Amat ¹ , Sa. ¹ TU Delft, Netherlands, ² UPC, Spain	hemes id Hamdioui ¹ and Antonio Rubio ²	141	
Time-invariant Blocks with Finite Word	dlength Effects	147	
Georgia Psychou, Tobias Gemmeke V.4. Investigating PVT Variability Effects of Vinícius Zanandrea, Stéphanie An Meinhardt, Universidade Federal do	n Full Adders nes, Ingrid Oliveira, Samuel Toledo and Cristina	155	
Poster Session 2			
Tradeoffs Pierre-Yves Péneau ¹ , Rabab Bouzian	r-MRAM Caches: A Study of Performance-Energy 100^2 , Abdoulaye Gamatie ¹ , Erven Rohou ² , Florent res ¹ and Sophiane Senni ¹ , LIRMM, France, INRIA,	162	
Securing Embedded Systems and thei	r IPs with Digital Reconfigurable PUFs otkonjak, University of California Los Angeles, USA	169	
Energy Efficiency of 2-Step Power-Clo		176	
	ocal Temperatures in CMOS Processors ons Kerkhoff, University of Twente, Netherlands	183	
nodes	de generator for ultra-low-power body sensor	189	
Novel Memristive Logic Architectures	nidis and Alex Yakovlev, Newcastle University, UK Bala and Abusaleh Jabir, Oxford Brookes University,	196	
	¹ Electronics and Computer Science, University of of Electronics and Computer Engineering, University	200	
	ation of Power Management During High-Level	205	

Session 5: Low Power Design

Chair: Toufik Sadi, University of Glasgow, Scotland, UK

5.1.	Enabling Environmentally-Powered Indoor Sensor Networks With Dynamic Routing and Operation Jia Guo, Teng Xu, Theano Stavrinos and Miodrag Potkonjak, University of California,	213	
	USA		
5.2.	Automatic Design of Arbitrary-Size Approximate Sorting Networks with Error Guarantee	221	
	Vojtech Mrazek and Zdenek Vasicek, Brno University of Technology, Czech Republic		
Sess	sion 6: Design of Reliable and Energy Efficient System	S	
C	hair: Nils Koppaetzky, OFFIS		
6.1.	Comparison of Low-Voltage Scaling in Synchronous and Asynchronous FD-SOI Circuits Thiago Ferreira de Paiva Leite, Rodrigo Possamai Bastos, Rodrigo Iga and Laurent	229	
6.2.	Fesquet, Univ. Grenoble Alpes, CNRS, TIMA, Grenoble, France Green Metadata Based Adaptive DVFS for Energy Efficient Video Decoding Yahia Benmoussa ¹ , Eric Senn ¹ , Nicolas Derouineau ² , Niclas Tizon ² , and Jalil Boukhobza ³ , ¹ Universite de Bretagne Sud, France, ² Vitec, France, ³ Universite de	235	
6.3.	Bretagne Occidentale, France Pushing Minimum Energy Limits by Optimal Asymmetrical Back Plane Biasing in 28 nm UTBB FD-SOI Francisco Veirano ¹ , Lirida Naviner ² and Fernando Silveira ¹ , ¹ Universidad de la República, Uruguay, ² Telecom ParisTech, France	243	
Session 7: Modeling and Simulation of Emerging Devices and Interconnects			
C	hair: Domenik Helms, OFFIS		
7.1.	Physical Description and Analysis of Doped Carbon Nanotube Interconnects Jie Liang, Liuyang Zhang, Nadine Azemard-Crestani, Pascal Nouet, Aida Todri-Sanial CNRS-LIRMM/University of Montpellier France	250	
7.2.	Impact of Pipeline in the Power Performance of Tunnel Transistor Circuits María J. Avedillo and Juan Núñez Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),	256	
7.3.	Spain Energy Modeling of Coupled Interconnects including Misalignment Effects Amir Najafi, Ardalan Najafi, Ayad Dallo, Lennart Bamberg and Alberto Garcia-Ortiz	262	
7.4.	ITEM Institute, Univerity of Bremen, Germany A Novel Leakage Power Reduction Technique for Nano-Scaled CMOS Digital	268	
7.4.	Integrated Circuits	200	
	Hossein Aghababa, Mohammadreza Kolahdouz and Behjat Forouzandeh		
	University of Tehran, Iran		

Session 8: Power Aware Heterogeneous MPSoC - Memory & NoC Optimization

Chairs: Jürgen Becker, Peter Figuli, Falco Bapp, KIT, Germany

8.1.	Energy Profile Analysis of Zynq-7000 Programmable SoC for Embedded Medical Processing: Case study on ECG Arrhythmia Detection	275
	Konstantions Railis, Vasileios Tsoutsouras, Sotirios Xydis, Dimitrios Soudris, TU Athens, Greece	
8.2.	A New Bank Sensitive DRAM Power Model for Efficient Design Space Exploration Matthias Jung, Deepak M. Mathew, Eder F. Zulian, Christian Weis, Norbert Wehn TU Kaiserslautern, Germany	283
8.3.	The Long Way to Power Efficient, High Performance DRAMs Klaus Hofmann, TU Darmstadt, Germany	289
8.4.	Document Classification Systems in Heterogeneous Computing Environments Nasibeh Nasiri ¹ , Philip Colangelo ¹ , Oren Segal ¹ , Martin Margala ¹ , Wim Vanderbauwhede ² , ¹ UMASS, USA and ² University of Glasgow, UK	291

Session 9: Optimization of Thermal Management and Energy Efficiency in Nano-Electronic Devices and Systems

Chair: Toufik Sadi, University of Glasgow, Scotland, UK

9.1.	Multiscale Modeling of Electron-lon Interactions for Engineering Novel Electronic	296
	Devices and Materials	
	Luca Larcher, Francesco Puglisi, Andrea Padovani,Luca Vandelli, Paolo Pavan,	
	Universita di Modena e Reggio Emilia, Italy	
9.2.	Optimized Few Layer Graphene for Heat Spreading	301
	Sebastian Volz. Haoxue Han EM2C/ Ecole Centrale Paris, France	