

# **2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2016)**

**Bremen, Germany  
21-23 September 2016**



**IEEE Catalog Number: CFP16PAT-POD  
ISBN: 978-1-5090-0734-9**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

|                         |                   |
|-------------------------|-------------------|
| IEEE Catalog Number:    | CFP16PAT-POD      |
| ISBN (Print-On-Demand): | 978-1-5090-0734-9 |
| ISBN (Online):          | 978-1-5090-0733-2 |

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Table of Contents

## Tutorials & Invited

### **Variability and Reliability Trouble Semiconductor Product Design**

*Dr. Christian Schlünder, Infineon Technologies AG, Germany*

### **Design Technology Co-Optimization in Advance Technology Nodes**

*Prof. Asen Asenov, University of Glasgow, Scotland*

### **Some Notes about the History of Low-Power**

*Prof. Christian Piguet, CSEM SA Neuchatel, Switzerland*

### **Time-Dependent Variability in Scaled MOS-Transistors**

*Prof. Tibor Grasser, TU Wien, Austria*

## Session 1: Power Reduction in Multi-core Systems

**Chair: Ralph Görge, OFFIS, Germany**

- |             |   |           |
|-------------|---|-----------|
| <b>1.1.</b> | <b>Performance Estimation of Program Partitions on Multi-core Platforms</b>   | <b>1</b>  |
|             | <i>Malgorzata Michalska, Junaid Jameel Ahmad, Endri Bezati, Simone Casale Brunet and Marco Mattavelli, EPFL, Switzerland</i>  |           |
| <b>1.2.</b> | <b>Pipelining for Dual Supply Voltage</b>   | <b>9</b>  |
|             | <i>TengXu and Miodrag Potkonjak, University of California, USA.</i>   |           |
| <b>1.3.</b> | <b>Thermally-Aware Composite Run-Time CPU Power Models</b>  | <b>17</b> |
|             | <i>Matthew Walker<sup>1</sup>, Stephan Diestelhorst<sup>2</sup>, Andreas Hansson<sup>2</sup>, Domenico Balsamo<sup>2</sup>, Geoff Merrett<sup>1</sup> and Bashir Al-Hashimi<sup>1</sup>, <sup>1</sup>University of Southampton, UK, <sup>2</sup>ARM Ltd., UK.</i> |           |

## Session 2: Optimization of Thermal Management and Energy Efficiency in Nanoelectronic Devices and Systems

**Chair: Toufik Sadi, University of Glasgow, Scotland, UK**

- |             |   |           |
|-------------|---|-----------|
| <b>2.1.</b> | <b>Investigation of Electro-Thermal Modeling and Analysis of Carbon Nanotube Interconnects</b>  | <b>25</b> |
|             | <i>Aida Todri-Sanial, CNRS-LIRMM/University of Montpellier, France</i>  |           |
| <b>2.2.</b> | <b>Multi-Scale Electrothermal Simulation and Modeling of Resistive Random Access Memory Devices</b>   | <b>33</b> |
|             | <i>Toufik Sadi, Liping Wang, Asen Asenov, University of Glasgow, Scotland, UK</i>   |           |
| <b>2.3.</b> | <b>Thermoelectric Effects in Graphene and Graphene-Based Nanostructures using Atomistic Simulation</b>  | <b>38</b> |
|             | <i>Philippe Dollfus, Viet Hung Nguyen, Van Truong Tran, Mai Chung Nguyen, Arnaud Bournel, Jerome Saint-Martin, CNRS/Universite Paris Sud, Paris</i> |           |

## Session 3: Near Threshold Computing

Chair: M. Tahoori, KIT, Germany

- |      |   |    |
|------|---|----|
| 3.1. | <b>Fully Digital On-Chip Memory Using Minimum Height Standard Cells for Near-Threshold Voltage Computing</b>  | 44 |
|      | <i>Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera Graduate School of Informatics, Kyoto University, Japan</i>  |    |
| 3.2. | <b>Hold-time Violation Analysis and Fixing in Near-Threshold Region</b>   | 50 |
|      | <i>Mohammad Saber, Golanbari, Saman Kiamehr, Mehdi Tahori KIT, Germany</i>  |    |
| 3.3. | <b>Design Challenges for Near and Subthreshold Operation: A Case Study with an ARM Cortex-M0+ based WSN Subsystem</b>   | 56 |
|      | <i>James Myers, Pranay Prabhat, Anand Savanth, Sheng Yang, Rohan Gaddh ARM Ltd, Cambridge, UK</i>   |    |
| 3.4. | <b>Throughput Balancing for Energy Efficient Near-Threshold Manycores</b>   | 64 |
|      | <i>Ioannis Stamelakos<sup>2</sup>, Sotirios Xydis<sup>1</sup>, Gianluca Palermo<sup>2</sup>, Cristina Silvano<sup>2</sup></i><br><i><sup>1</sup>National Technical University of Athens, Greece, <sup>2</sup>Politecnico di Milano, Italy</i> |    |

## Poster Session 1

|   |     |
|---|-----|
| <b>CMOS Process Transient Noise Simulation Analysis and Benchmarking</b>  | 70  |
| <i>Thomas Noulis, Aristotle University of Thessaloniki, Greece</i>  |     |
| <b>Secure Cryptographic Hardware Implementation Issues for High-Performance Applications</b>  | 76  |
| <i>Erica Tena-Sánchez, Antonio José Acosta Jiménez and Juan Núñez Martínez.</i><br><i>Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Spain</i> |     |
| <b>Coarse-Grained Learning-Based Dynamic Voltage Frequency Scaling for Video Decoding</b>   | 84  |
| <i>Jia Guo and Miodrag Potkonjak, University of California Los Angeles, USA</i>   |     |
| <b>TransMem: A memory architecture to support dynamic Remapping and Parallelism in low power high performance CGRAs</b>   | 92  |
| <i>Muhammad Adeel Tajammul, Syed Mohammad Asad Hassan Jafri, Ahmed Hemani and Peeter Ellerve, Royal Institute of Technology, Sweden</i>   |     |
| <b>Deduplication in Resistive Content Addressable Memory Based Solid State Drive</b>  | 100 |
| <i>Roman Kaplan, Leonid Yavits, Amir Morad and Ran Ginosar</i><br><i>Technion, Israel</i>   |     |
| <b>Leakage Current Analysis in Static CMOS Logic Gates for a Transistor Network Design Approach</b>   | 107 |
| <i>Jorge Tonfat, Guilherme Flach and Ricardo Reis UFRGS, Brazil</i>   |     |
| <b>Run-Time Schedulability Check of Real-Time Tasks for Energy Efficiency</b>   | 114 |
| <i>Parham Haririan and Alberto Garcia-Ortiz,</i><br><i>University of Bremen, Germany</i>  |     |
| <b>Analysis of Stress Effects on Timing of nano-Scaled CMOS Digital Integrated Circuits</b>   | 120 |
| <i>Hossein Aghababa, Mohammadreza Kolehdoz and Behjat Forouzandeh, University of Tehran, Iran</i>   |     |

## Session 4: Optimization of thermal management and energy efficiency in nano-electronic devices and systems

Chair: Toufik Sadi, University of Glasgow, Scotland, UK

- 4.1. **Multiscale Modeling of Electron-Ion Interactions for Engineering Novel Electronic Devices and Materials.** 128  
*Luca Larcher, Francesco Puglisi, Andrea Padovani, Luca Vandelli, Paolo Pavan, Universita di Modena e Reggio Emilia, Italy*
- 4.2. **Optimized Few Layer Graphene for Heat Spreading** 133  
*Sebastian Volz, Haoxue Han, EM2C/ Ecole Centrale Paris, France*

## VARI Session 1: Variability and Aging in the Circuit Design Process

Chair: Steffen Paul, ITEM, Germany

- V.1. **Design and Verification of Analog CMOS Circuits Using the gm/ID-Method with Age-Dependent Degradation Effects** 136  
*Theodor Hillebrand, Timur Schäfer, Nico Hellwege, Dagmar Peters-Drolshagen and Steffen Paul, University of Bremen, Germany*
- V.2. **RRAM Variability and Its Mitigation Schemes** 141  
*Peyman Pouyan<sup>1</sup>, Esteve Amat<sup>1</sup>, Said Hamdioui<sup>1</sup> and Antonio Rubio<sup>2</sup>*  
*<sup>1</sup>TU Delft, Netherlands, <sup>2</sup>UPC, Spain*
- V.3. **A Framework for Analyzing the Propagation of Hardware-induced Errors in Linear Time-invariant Blocks with Finite Wordlength Effects** 147  
*Georgia Psychou, Tobias Gemmeke and Tobias G. Noll, Imec, Belgium*
- V.4. **Investigating PVT Variability Effects on Full Adders** 155  
*Vinicius Zanandrea, Stéphanie Ames, Ingrid Oliveira, Samuel Toledo and Cristina Meinhardt, Universidade Federal do Rio Grande, Brazil*

## Poster Session 2

- Loop Optimization in Presence of STT-MRAM Caches: A Study of Performance-Energy Tradeoffs** 162  
*Pierre-Yves Péneau<sup>1</sup>, Rabab Bouziane<sup>2</sup>, Abdoulaye Gamatie<sup>1</sup>, Erven Rohou<sup>2</sup>, Florent Bruguier<sup>1</sup>, Gilles Sassatelli<sup>1</sup>, Lionel Torres<sup>1</sup> and Sophiane Senni<sup>1</sup>, LIRMM, France, INRIA, France*
- Securing Embedded Systems and their IPs with Digital Reconfigurable PUFs** 169  
*Jason XinZheng, TengXu and Miodrag Potkonjak, University of California Los Angeles, USA*
- Energy Efficiency of 2-Step Power-Clock for Adiabatic Logic** 176  
*Himadri Singh Raghav, Vivian Bartlett and Izzet Kale, University of Westminster, UK*
- A Software Framework to Calculate Local Temperatures in CMOS Processors** 183  
*Alireza Rohani, Hassan Ebrahimi and Hans Kerkhoff, University of Twente, Netherlands*
- Subthreshold-based m-sequence code generator for ultra-low-power body sensor nodes** 189  
*Ahmad Abdulfattah, Charalampos Tsimenidis and Alex Yakovlev, Newcastle University, UK*
- Novel Memristive Logic Architectures** 196  
*Xiaohan Yang, Adedotun Adeyemo, Anu Bala and Abusaleh Jabir, Oxford Brookes University, UK*
- Using Iddt Current Degradation to Monitor Ageing in CMOS Circuits** 200  
*Radi Husin Ramlee and Mark Zwolinski, <sup>1</sup>Electronics and Computer Science, University of Southampton, United Kingdom, <sup>2</sup>Faculty of Electronics and Computer Engineering, University Teknikal Malaysia Melaka (UTeM), Melaka, Malaysia*
- PMHLS 2.0: An Automated Optimization of Power Management During High-Level Synthesis** 205  
*Dominik Macko, Slovak University of Technology in Bratislava, Slovakia*

## Session 5: Low Power Design

Chair: Toufik Sadi, University of Glasgow, Scotland, UK

- 5.1. **Enabling Environmentally-Powered Indoor Sensor Networks With Dynamic Routing and Operation** 213  
*Jia Guo, Teng Xu, Theano Stavrinou and Miodrag Potkonjak, University of California, USA*
- 5.2. **Automatic Design of Arbitrary-Size Approximate Sorting Networks with Error Guarantee** 221  
*Vojtech Mrazek and Zdenek Vasicek, Brno University of Technology, Czech Republic*

## Session 6: Design of Reliable and Energy Efficient Systems

Chair: Nils Koppaetzky, OFFIS

- 6.1. **Comparison of Low-Voltage Scaling in Synchronous and Asynchronous FD-SOI Circuits** 229  
*Thiago Ferreira de Paiva Leite, Rodrigo Possamai Bastos, Rodrigo Iga and Laurent Fesquet, Univ. Grenoble Alpes, CNRS, TIMA, Grenoble, France*
- 6.2. **Green Metadata Based Adaptive DVFS for Energy Efficient Video Decoding** 235  
*Yahia Benmoussa<sup>1</sup>, Eric Senn<sup>1</sup>, Nicolas Derouineau<sup>2</sup>, Niclas Tizon<sup>2</sup>, and Jalil Boukhobza<sup>3</sup>, <sup>1</sup>Universite de Bretagne Sud, France, <sup>2</sup>Vitec, France, <sup>3</sup>Universite de Bretagne Occidentale, France*
- 6.3. **Pushing Minimum Energy Limits by Optimal Asymmetrical Back Plane Biasing in 28 nm UTBB FD-SOI** 243  
*Francisco Veirano<sup>1</sup>, Lirida Naviner<sup>2</sup> and Fernando Silveira<sup>1</sup>, <sup>1</sup>Universidad de la República, Uruguay, <sup>2</sup>Telecom ParisTech, France*

## Session 7: Modeling and Simulation of Emerging Devices and Interconnects

Chair: Domenik Helms, OFFIS

- 7.1. **Physical Description and Analysis of Doped Carbon Nanotube Interconnects** 250  
*Jie Liang, Liuyang Zhang, Nadine Azemard-Crestani, Pascal Nouet, Aida Todri-Saniai CNRS-LIRMM/University of Montpellier France*
- 7.2. **Impact of Pipeline in the Power Performance of Tunnel Transistor Circuits** 256  
*María J. Avedillo and Juan Núñez  
Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Spain*
- 7.3. **Energy Modeling of Coupled Interconnects including Misalignment Effects** 262  
*Amir Najafi, Ardalan Najafi, Ayad Dallo, Lennart Bamberg and Alberto Garcia-Ortiz  
ITEM Institute, University of Bremen, Germany*
- 7.4. **A Novel Leakage Power Reduction Technique for Nano-Scaled CMOS Digital Integrated Circuits** 268  
*Hossein Aghababa, Mohammadreza Kolahehdouz and Behjat Forouzandeh  
University of Tehran, Iran*

## Session 8: Power Aware Heterogeneous MPSoC - Memory & NoC Optimization

**Chairs: Jürgen Becker, Peter Figuli, Falco Bapp, KIT, Germany**

- |             |   |            |
|-------------|---|------------|
| <b>8.1.</b> | <b>Energy Profile Analysis of Zynq-7000 Programmable SoC for Embedded Medical Processing: Case study on ECG Arrhythmia Detection</b>  | <b>275</b> |
|             | <i>Konstantinos Railis, Vasileios Tsoutsouras, Sotirios Xydis, Dimitrios Soudris, TU Athens, Greece</i>   |            |
| <b>8.2.</b> | <b>A New Bank Sensitive DRAM Power Model for Efficient Design Space Exploration</b>   | <b>283</b> |
|             | <i>Matthias Jung, Deepak M. Mathew, Eder F. Zulian, Christian Weis, Norbert Wehn<br/>TU Kaiserslautern, Germany</i>   |            |
| <b>8.3.</b> | <b>The Long Way to Power Efficient, High Performance DRAMs</b>  | <b>289</b> |
|             | <i>Klaus Hofmann, TU Darmstadt, Germany</i>   |            |
| <b>8.4.</b> | <b>Document Classification Systems in Heterogeneous Computing Environments</b>  | <b>291</b> |
|             | <i>Nasibeh Nasiri<sup>1</sup>, Philip Colangelo<sup>1</sup>, Oren Segal<sup>1</sup>, Martin Margala<sup>1</sup>, Wim<br/>Vanderbauwhede<sup>2</sup>, <sup>1</sup>UMASS, USA and <sup>2</sup>University of Glasgow, UK</i> |            |

## Session 9: Optimization of Thermal Management and Energy Efficiency in Nano-Electronic Devices and Systems

**Chair: Toufik Sadi, University of Glasgow, Scotland, UK**

- |             |  |            |
|-------------|--|------------|
| <b>9.1.</b> | <b>Multiscale Modeling of Electron-Ion Interactions for Engineering Novel Electronic Devices and Materials</b>                       | <b>296</b> |
|             | <i>Luca Larcher, Francesco Puglisi, Andrea Padovani, Luca Vandelli, Paolo Pavan,<br/>Universita di Modena e Reggio Emilia, Italy</i> |            |
| <b>9.2.</b> | <b>Optimized Few Layer Graphene for Heat Spreading</b>   | <b>301</b> |
|             | <i>Sebastian Volz, Haoxue Han EM2C/ Ecole Centrale Paris, France</i>   |            |