

2016 7th International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS 2016)

**Salt Lake City, Utah, USA
14 November 2016**



**IEEE Catalog Number: CFP16J43-POD
ISBN: 978-1-5090-5219-6**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16J43-POD
ISBN (Print-On-Demand):	978-1-5090-5219-6
ISBN (Online):	978-1-5090-5218-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2016 7th International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems

PMBS 2016

Table of Contents

Foreword.....	v
Program Committee.....	vii

Workshop Papers

HPC Benchmarking: Problem Size Matters	1
<i>Vladimir Marjanović, José Gracia, and Colin W. Glass</i>	
An Evaluation of Network Architectures for Next Generation Supercomputers	11
<i>Dong Chen, Philip Heidelberger, Craig Stunkel, Yutaka Sugawara, Cyriel Minkenberg, Bogdan Prisacari, and German Rodriguez</i>	
A Performance Model for Allocating the Parallelism in a Multigrid-in-Time Solver	22
<i>Hormozd Gahvari, Veselin A. Dobrev, Robert D. Falgout, Tzanio V. Kolev, Jacob B. Schroder, Martin Schulz, and Ulrike Meier Yang</i>	
Data-Driven Performance Modeling of Linear Solvers for Sparse Matrices	32
<i>Jae-Seung Yeom, Jayaraman J. Thiagarajan, Abhinav Bhatele, Greg Bronevetsky, and Tzanio Kolev</i>	
Evaluating and Optimizing the NERSC Workload on Knights Landing	43
<i>Taylor Barnes, Brandon Cook, Jack Deslippe, Douglas Doerfler, Brian Friesen, Yun (Helen) He, Thorsten Kurth, Tuomas Koskela, Mathieu Lobet, Tareq Malas, Leonid Oliker, Andrey Ovsyannikov, Abhinav Sarje, Jean-Luc Vay, Henri Vincenti, Samuel Williams, Pierre Carrier, Nathan Wichmann, Marcus Wagner, Paul Kent, Christopher Kerr, and John Dennis</i>	

Performance Analysis and Optimization of Clang's OpenMP 4.5 GPU Support	54
<i>Matt Martineau, Simon McIntosh-Smith, Carlo Bertolli, Arpith C. Jacob, Samuel F. Antao, Alexandre Eichenberger, Gheorghe-Teodor Bercea, Tong Chen, Tian Jin, Kevin O'Brien, Georgios Rokos, Hyojin Sung, and Zehra Sura</i>	
Effective Use of Large High-Bandwidth Memory Caches in HPC Stencil Computation via Temporal Wave-Front Tiling	65
<i>Charles Yount and Alejandro Duran</i>	
Static Cost Estimation for Data Layout Selection on GPUs	76
<i>Yuhan Peng, Max Grossman, and Vivek Sarkar</i>	
Visual Data-Analytics of Large-Scale Parallel Discrete-Event Simulations	87
<i>Caitlin Ross, Christopher D. Carothers, Misbah Mubarak, Philip Carns, Robert Ross, Jianping Kelvin Li, and Kwan-Liu Ma</i>	
Enabling Work Migration in CoMD to Study Dynamic Load Imbalance Solutions	98
<i>Olga Pearce, Hadia Ahmed, Rasmus W. Larsen, and David F. Richards</i>	
Reproducible Stencil Compiler Benchmarks Using PROVA!	108
<i>Danilo Guerrero, Helmar Burkhart, and Antonio Maffia</i>	
Author Index	116