2016 16th International Conference on Application of Concurrency to System Design (ACSD 2016)

Torun, Poland 19-24 June 2016



IEEE Catalog Number: ISBN:

CFP16148-POD 978-1-5090-0763-9

Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP16148-POD

 ISBN (Print-On-Demand):
 978-1-5090-0763-9

 ISBN (Online):
 978-1-5090-2589-3

ISSN: 1550-4808

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2016 16th International Conference on Application of Concurrency to System Design

ACSD 2016

Table of Contents

| Message from Program Chairs | | | |
|--|----|--------------|----|
| Conference Organization Program Committee Reviewers | ix | | |
| | | Invited Talk | xi |
| | | _ | |
| Temporal Logics | | | |
| ACTL for Modal Interface Automata Ferenc Bujtor and Walter Vogler | 1 | | |
| From Petri Nets with Shared Variables to ITL | 11 | | |
| Checking Metric Temporal Logic with TRACE | 19 | | |
| Compositionality and Synthesis | | | |
| The Congruences below Fair Testing with Initial Stability | 25 | | |
| Weaving True-Concurrent Aspects Using Constraint Solvers | 35 | | |

Verification Étienne André, Micha? Knapik, Wojciech Penczek, and Laure Petrucci An Approach to Verification of MPI Applications Defined in a High-Level Model55 Ondřej Meca, Stanislav Böhm, Marek Běháleky, and Petr Jančary System Design and Petri Nets Products of Transition Systems and Additions of Petri Nets65 Raymond Devillers Utilizing Petri Nets for Teaching in Practical Courses on Collaborative Software Engineering74 Dennis Schmitz, Daniel Moldt, Lawrence Cabac, David Mosteller, and Michael Haustermann **Hardware** Power and Energy Normalized Speedup Models for Heterogeneous Many Core Computing84 Mohammed A. N. Al-Hayanni, Ashur Rafiev, Rishad Shafik, and Fei Xia Power-Normalized Performance Optimization of Concurrent Many-Core Applications94 Matthew Travers, Rishad Shafik, and Fei Xia Asynchronous Dataflow De-Elastisation for Efficient Heterogeneous Synthesis104 Mahdi Jelodari Mamaghani, Danil Sokolov, and Jim Garside Model Checking and Evaluating QoS of Batteries in MPSoC Dataflow Applications via Hybrid Automata114 Waheed Ahmad, Marijn Jongerden, Mariëlle Stoelinga, and Jaco van de Pol