

2016 IEEE 18th Electronics Packaging Technology Conference (EPTC 2016)

**Singapore
30 November – 3 December 2016**



**IEEE Catalog Number: CFP16453-POD
ISBN: 978-1-5090-4370-5**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16453-POD
ISBN (Print-On-Demand):	978-1-5090-4370-5
ISBN (Online):	978-1-5090-4369-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Technical Papers

1 December 2016, Thursday

Session	Interactive Session I
Date/Time	Friday, 1st December 2016 / 10:00 - 10:30
Venue	Foyer 5

- 031 High Temperature Endurable Hermetic Sealing Material Selection and Reliability Comparison for IR Gas Sensor Module Packaging** 1
K. Y. Au, Ding Mian Zhi, Vivek Chidambaram, Bu Lin, Kropelnicki, Piotr, Chuan and Kai Liang
- 032 Defects in Nickel Plating Layers on Copper-Metallized Substrates Induced by Thermal Cycles** 6
Shinji Fukuda, Kazuhiko Shimada, Noriya Izu, Hiroyuki Miyazaki, Shoji Iwakiri and Kiyoshi Hirao
- 034 Comparison of Au/Al, Cu/Al and Ag/Al in Wirebonding Assembly and IMC Growth Behavior** 10
Norhanani Binte Jaafar and Eva Wai Leong Ching
- 040 Molding Process Development for High Density I/Os Fan-Out Wafer Level Package (FOWLP) with Fine Pitch RDL** 13
Mian Zhi Ding, Ser Choong Chong, David Soon Wee Ho and Sharon Pei Siang Lim
- 042 Ga-a Masking Contamination Source to prevent FIB Cross-section on Al Film** 19
Leijun Tang, Jasmine Woo and Laiyin Wong
- 062 Study of Dielectric Materials Coating Conformality and Adhesiveness on Epoxy Mold Compound Surface** 23
B. L., Lau, David., Ho, H.Y., Hsiao and K. Yamamoto
- 067 Thermal Management of High Performance Test Socket for Wafer Level Package** 28
Yong Han, Seow Meng Low and Jason Goh
- 068 Package with High Thermal Conductivity of Graphite Attached onto Die Surface to Solve Hot Spot Issue** 32
Freedman Yen, Leo Hung, Nicholas Kao and Don Son Jiang
- 079 Chip to Wafer Hermetic Bonding with Flux-less Reflow Oven** 38
Leong Ching Wai, Vivek Chidambaram Nachiappan, Sunil Wickramanayaka and Christoph Oetzel
- 083 Laser De-bonding Process Development of Glass Substrate for Fan-Out Wafer Level Packaging** 43
Hsiang-Yao Hsiao, Soon Wee Ho and Boon Long Lau
- 139 Double-side Direct Contact Calibration Thru Kit With Non-exchanging Structure** 47
Wen Chou, Bo-You Chen, Sung-Mao Wu, Cheng-Chang Chen and Ming-Shan Lin
- 094 Through Mold Interconnects for Fan-out Wafer Level Package** 51
Soon Wee Ho, Leong Ching Wai, Soon Ann Sek, Daniel Ismael Cereno, Boon Long Lau, Hsiang-Yao Hsiao, Tai Chong Chai and Vempati Srinivasa Rao
- 098 Development of Bottom-up Cu Electroplating Process and Overburden Reduction for Through Silicon Via (TSV) Application** 57
Gilho Hwang, Ravanethran Kalaiselvan and Hilmi B Mohamed Yusoff
- 150 Cu Wire Bond Process Optimization for Al Remnant Surface** N/A
Xiangyang Li, Haiyan Liu, Jun Li and Sean Xu

- 118 Modeling of Differential Vertical Transition with Through Silicon Vias (TSVs) in 3D Die Stack** 65
Ka Fai Chang
- 123 A New Failure Mechanism of Inter Layer Dielectric Crack** N/A
Haiyan Liu, Xiangyang Li, Sean Xu, Jun Li, Gary Ge
- 115 Qualification of 3D Integrated Silicon Photonics** 73
Massimo Fere, Livio Gobatto, Matteo Tremolada, Mark Shaw, Olivier Kermarrec, Carine Besset, Roberto Curti, Fabio Pietro Fiabane and Xueren Zhang
- 162 Fan-out Wafer Level Package Electrical Performances** 79
Lim Teck Guan, Chan Kai Fai and David Ho Soon Wee

Session A1	Advanced Packaging
Date/Time	Thursday, 1st December 2016 / 14:00 - 15:20
Venue	MR331
Chair	YC MUI, Advanced Micro Devices, Singapore

- 026 A Design-of-Experiment (DOE) to Optimize a SiP Design for Connectivity Applications** 85
Quan Qi and Carlton Hanna
- 008 Extremely Low Warpage Coreless Substrate for SiP Module** 89
Tang-Yuan Chen and Meng-Kai Shih
- 025 Wire Bond Scalable Design Methodology** 93
Fee Wah Chong and Yee Huan Yew
- 007 A New Structure & Fabrication of a High Dissipation 3D Package with Flexible Substrate** 97
Garry Ge, Gideon Lye and Sonder Wang

Session A2	TSV/Wafer Level Packaging
Date/Time	Thursday, 1st December 2016 / 14:00 - 15:20
Venue	MR332
Chair	Navas Khan, NXP, Singapore

- 036 Ultra-Fine Pitch Cu-Cu bonding of 6µm Bump Pitch for 2.5D application** 102
Ser Choong Chong, Ling Xie, Sunil Wickramanayaka, Vasarla Nagendra Sekhar and Daniel Ismael Cereno
- 052 Development of an all-in One Wet Single Wafer Process for 3D-SIC Bump Integration and its Monitoring** 107
S. Suhard, A. Iwasaki, M. Liebens, K. Stiers, J. Slabbekoorn and F. Holsteyns
- 089 3D-SoC Integration Utilizing High Accuracy Wafer Level Bonding** 111
Lan Peng, Soon-Wook Kim, Nancy Heylen, Maik Reichardt, Florian Kurz, Thomas Wagenleitner, Erik Sleenckx, Herbert Struyf, Kenneth June Rebibis, Andy Miller, Gerald Beyer and Eric Beyne
- 088 Thermal Stress Reliability of Copper Through Silicon Via Interconnects for 3D Logic Devices** 115
Hideki Kitada, Hiroko Tashiro, Shoichi Miyahara, Aki Dote, Shinji Tadaki and Seiki Sakuyama

Session A3	Interconnection Technologies
Date/Time	Thursday, 1st December 2016 / 14:00 - 15:20
Venue	MR333
Chair	Poi Siong TEO, Infineon Technology, Singapore

015 The Influence of Bond-pad Smear Crevices on IMC Corrosion in Cu-Al Bonds 120

Mark Luke Farrugia

170 Copper Clip Package for high performance MOSFETs 123

Ko Lwin Kyaw

041 Copper Wire Bonding - Elimination of Pad Peel 129

C. E. Tan, Y. J. Pan and T. K. Cheok

047 A Study on Optimization of Process Parameters, Microstructure Evolution and Fracture Behavior for Full Cu3Sn Solder Joints in Electronic Packaging 135

Peng Yao, Xiaoyan Li, Xiaobo Liang and Bo Yu

Session A4	Quality & Reliability
Date/Time	Thursday, 1st December 2016 / 14:00 - 15:20
Venue	MR334
Chair	Kripesh VAIDYANATHAN, ITE Singapore, Singapore

006 Study of Discrete Voids Formation in Flip-Chip Solder Joints due to Electromigration Using In-Situ 3D Laminography and Finite-Element Modeling 141

Yuan-wei Chang, Yin Cheng, Feng Xu, Lukas Helfen, Tian Tian, Marco Di Michiel, Chih Chen, King-Ning Tu and Tilo Baumbach

011 Creep Corrosion on uppf Lead Frame Package Caused by Packing Materials 147

Huan Xu, Harvinderpal Kaur, Wee Kiat Crosby Lim, Dandong Ge, Kurnia Kumara and Ming Xue

012 Effect of Free-Air-Ball Palladium Distribution on Palladium-Coated Copper Wire Corrosion Resistance 152

Liao Jinzhi, Zhang Xi, Vinobaji Sureshkumar, Bayaras Abito Danila, Chong Kim Hui, Lim Yee Weon, Lo Miew Wan, Loke Chee Keong and Zaiton Bte Bakar

017 Reliability Study of No Clean Chemistries for Lead Free Solder Paste in Vapour Phase Reflow 157

Emmanuelle Guene and Aurelie Ducoulombier

Session A5	Materials & Substrates/Leadframe
Date/Time	Thursday, 1st December 2016 / 14:00 - 15:20
Venue	MR335
Chair	Ashok, Singapore Technology, Singapore

058 Macro and Micro-Texture Study for Understanding Whisker Growth in Sn Coatings 165

Piyush Jagtap and Praveen Kumar

- 059 Leadframe Alloys Cu-Fe-P And Cu-Cr As An Alternative To Cu-Zr For Wheel-Speed Magnetic Sensor Package** 171
Matthew M. Fernandez, Richard Jan C. Malifer and Emily A. Gonzales
- 127 Low Stress Dielectric Layers for Wafer Level Packages to Reduce Wafer Warpage and Improve Board-Level Temperature-Cycle Reliability** 176
James T. Huneke and Swee Teck Tay
- 080 Improvement of Mechanical Properties of In-48mass%Sn Solder by Ag and Cu Addition** 181
Taiki Uemura, Taiji Sakai and Seiki Sakuyama

Session A6	Electrical Modeling & Simulations
Date/Time	Thursday, 1st December 2016 / 14:00 - 15:20
Venue	MR336
Chair	Dr. Gao Siping, IHPC, A*STAR, Singapore

- 019 Void Risk Prediction for Semiconductor Packages Considering the Air Venting Analysis with Fluid/Structure Interaction Method** 185
Chih-Chung Hsu, Chao-Tsai Huang and Rong-Yeu Chang
- 021 Signal Integrity Analysis of SERDES based Communication in 2.5D Integrated Systems using low Cost Silicon Interposer** N/A
Andy Heinig and Muhammad Waqas Chaudhary
- 028 Placement of Decoupling Capacitor on Packages Based on Effective Decoupling Radius** 195
Jun Wang, Jianmin Lu and Yushan Li
- 045 Development of UHF to 2.4GHz and 5.2GHz Dual Band Up-conversion CMOS Mixer** 199
Ryoya Miyamoto, A. I. A. Galal and Haruichi Kanaya

Session B1	Mechanical Modeling & Simulation
Date/Time	Thursday, 1st December 2016 / 16:40 - 18:00
Venue	MR331
Chair	Prof. Tay Andrew, Singapore University of Technology and Design, Singapore

- 016 Modeling of the Effect of Heat Flux on Replication Accuracy using Roll-to-roll Micro Hot Embossing** 203
S. H. Chen, X. C. Shan, H. H. S. Ng, Z. W. Zhong and Mohaime B. M.
- 038 Study on Board Level Solder Joint Reliability for Extreme Large Fan-Out WLP under Temperature Cycling** 207
F.X. Che
- 043 Evaluation of Thermal Mechanical Reliability of Three Dimensional Packaging System with Redundant TSVs** 213
Qinghua Zeng, Jing Chen and Yufeng Jin
- 065 Novel Way of Characterizing Fracture Toughness of Ultra-Low Temperature SiN Films by Nanoindentation** 217
H. Zhang, G. T. W. Goh and Y. Huang

Session B2	Interconnection Technologies
-------------------	------------------------------

Date/Time	Thursday, 1st December 2016 / 16:40 - 18:00
Venue	MR332
Chair	Dr. Tee Tong Yan, Singapore

- 048 Evolution of Structured Adhesive Wafer to Wafer Bonding enabled by Laser Direct Patterning of Polymer Resins** 223
Kai Zoschke and Klaus-Dieter Lang
- 050 Optimizing the IC Wire Short Quality via Six Sigma Approach** N/A
Tee Swee Xian, Mok Fock Lin and Appukkutty Vinoth Kumar
- 086 Basics of Thermosonic Bonding of Fine Alloyed Ag Wires** 233
Sarangapani Murali, B. Senthilkumar, Loke Chee Keong, Ei Phyu Phyu Theint and IT Kang
- 093 High Bandwidth Interconnect Design Opportunities in 2. 5D Through-Silicon Interposer (TSI)** 241
Roshan Weerasesera, Ka Fai Chang, Songbai Zhang, Guruprasad Katti, Hong Yu Li, Rahul Dutta and Joseph Romen Cubillo

Session B3	Emerging Technologies
Date/Time	Thursday, 1st December 2016 / 16:40 - 18:00
Venue	MR333
Chair	James How

- 009 Packaging of 50 x 50 MEMS-Actuated Silicon Photonics Switching Device** 245
How Yuan Hwang, Jun Su Lee, Tae Joon Seok, Lee Carroll, Ming C. Wu and Peter O'Brien
- 074 Large Area Roll-to-Roll Screen Printing of Electrically Conductive Circuitries** 250
B. Salam, X. C. Shan and Wei Jun
- 161 Systematic Approach in Testing the Viability of Mechanical Partial-cut Singulation Process towards Tin-Plateable Sidewalls for Wettable Flank on Automotive QFN Technology** 254
Patricio Cabading Jr., Sotero Malabanan, Francis Ann Llana, Lester Garcia and Ian Harvey Arellano
- 134 Investigation on the Influence of Phosphor Particle Size Gradient on the Optical Performance of White Light-Emitting Diodes** 259
Jiaqi Wang, S. W. Ricky Lee and Huayong Zou

Session B4	Quality & Reliability
Date/Time	Thursday, 1st December 2016 / 16:40 - 18:00
Venue	MR334
Chair	Dr. David Hutt, Loughborough University, UK

- 018 Rapid Thermal Annealing to Significantly Reduce Delamination of Silver Thin Film Sputtered on Silicon Dioxide Surface** 264
Sivanantham Neelakandan, Peng Koon Chua, Kok Siong Yeo, Bo Zhao and Veera Sae Tae
- 024 Leakage Detection In Wire-Bonding Gas Supply System** 266
Yue Zhang and Haoming Chang
- 046 Effect of Mechanical Properties of the Ceramic Substrate on the Thermal Fatigue of Cu Metallized Ceramic Substrates** 268
Hiroyuki Miyazaki, Shoji Iwakiri, Hideki Hirotsuru, Shinji Fukuda, Kiyoshi Hirao and Hideki Hyuga

- 113 Analysis of Crack and Dislocation of Direct Wafer Bonded Silicon Diaphragm** 271
Ling Eng Khoong and Tai Kwee Gan

Session B5	Processes and Automation/Equipment
Date/Time	Thursday, 1st December 2016 / 16:40 - 18:00
Venue	MR335
Chair	Adeline Lim, KnS

- 063 Alternative Dicing Solution of Multi-Project Wafer (MPW) by Stealth Dicing** 277
Jen-Hsien Chang, Pei-Ling Chen, Chien-Chih Huang, Guo-Hao Cao and Ji-Ye Wang
- 075 Friction Wear Test Evaluation for Assembly Tool** 281
Ong Chen Ho, Alfred Yeo, Tan Han Guan, Ng Lay Peng, Chan Kuok Wai and Lum Chee Choong
- 107 Reduction of Cu-Ni-Pd Pad Discoloration Caused by Cu Re-deposition** 286
Laura May Antoinette Clemente, Kejun Zeng and Amit Nangia
- 106 Highly Efficient and Accurate Package Electrical Modeling Automation** 289
Po-Wei Chiu, Chun-Hung Lin and Hong Shi

Session B6	Advanced Packaging
Date/Time	Thursday, 1st December 2016 / 16:40 - 18:00
Venue	MR336
Chair	Alvin LEE, Brewer Science

- 044 Systematic Development Approach New QFN LTI Package in Logic Segment** N/A
Andrew Saw Khay Chwan
- 095 A Comparison of Polymers and Solder Alloys by Reliability Tests on Multi-layer Redistribution Lines in Fan out Wafer Level Package** 295
Hong-Da Chang, Jay Hsiao, Kenny Liu, H.S Hsu, Andrew You, Carter Ding, Soriente Joshua Pagala, Tammy Zhu, Ivan Chang, James Jiang, Cheng-An Chang, Tommy Sun, George Pan, Nicholas Kao and Jase Jiang
- 103 On-Demand Laser-Sintering of Copper Micro-Particles on Ferrite/Epoxy Resin Substrates for Power Electronics Devices** 301
Hisaya Sonoda, Ryosuke Atsumi, Mamoru Mita, Kazuhiko Yamasaki and Katsuhiro Maekawa
- 112 Resist Defined bump with Fluxless Flip Chip bonding for Productivity and Reliability** 306
Lee Teck Kheng, Ser Bok Leng, Yan Guo Qiang and Tioh Beng Chuan

2 December 2016, Friday

Session C1	Mechanical Modeling & Simulation
Date/Time	Friday, 2nd December 2016 / 09:00 - 10:00
Venue	MR331
Chair	Cheryl Selvanayagam, Advanced Micro Devices, Singapore

070 Different Conservation Laws Utilized for Warpage Prediction of MUF FCCSP with 4L ETS 313
Chih-Sung Chen, Nicholas Kao and Don Son Jiang

102 Analysis of Moisture Transport Between Connected Enclosures Under a Forced Thermal Gradient 320
Ž. Staliulionis, S. Joshy, R. Ambat, M. Jabbari, S. Mohanty and J. H. Hattel

142 Investigation of Residual Stress Effect during the Anodic Bonding Process with Different Bondable Materials for Wafer Level Packaging Design 325
Xiaodong Hu, Maozhou Meng, Manuel Baeuscher, Ulli Hansen, Simon Maus, Oliver Gyenge, Piotr Mackowiak, Biswajit Mukhopadhyay, N. Vokmer, Oswin Ehrmann, Klaus Dieter Lang and Ha-Duong Ngo

Session C2	Materials & Substrates/Leadframe
Date/Time	Friday, 2nd December 2016 / 09:00 - 10:00
Venue	MR332
Chair	LC Tan, NXP, Singapore

082 Warpage Control Technique for Thin Coreless Substrates N/A
Tito T. Mangaoang Jr., Jerome J. Dinglasan, Rammil A. Seguido, Jefferson S. Talledo and Godfrey C. Dimayuga

108 A Halogen-free Epoxy with Intrinsic Flame Retardance for use in Electronic Packaging 337
Song Kiat Jacob, Lim Jian Rong Eric, Phua Yu, Bai Xiao, Hu Chee Lip and Gan

061 Leadframe-To-Mold Adhesion Performance Of Different Leadframe Surface Morphologies 342
Matthew M. Fernandez, Marianne Therese Bauca and Richard Jan C. Malifer

Session C3	Wafer/Package Level & TSV Testing & Characterization
Date/Time	Friday, 2nd December 2016 / 09:00 - 10:00
Venue	MR333
Chair	Dr. Kim Do Won, Institute of Microelectronics, A*STAR, Singapore

013 Stabilization and Utilization of Coupling MOS Capacitance between TSVs 347
Runiu Fang, Huan Liu, Min Miao, Xin Sun and Yufeng Jin

072 Gas Chromatography Mass Spectrometry (GC-MS) application in Back End Semiconductor: Chemical Cleaning Efficiency Assessment 351
Lee Chai Ying and Lim Koo Foong

- 137 Packaging Solution for a Novel Silicon-based Trace Humidity Sensor using Coulometric Method** 354
Piotr Mackowiak, Biswajit Mukhopadhyay, Oswin Ehrmann, Klaus-Dieter Lang, Michael Woratz, Peter Herrmann, Olaf Pohl, Volker Noack, Suyao Zhou, Quoc Cuong Dao, Thanh Hai Hoang and Ha-Duong Ngo

Session C4	Emerging Technologies
Date/Time	Friday, 2nd December 2016 / 09:00 - 10:00
Venue	MR334
Chair	Prof. Chris Balley, University of Greenwich, UK

- 085 Evaluation of Printed Heating Elements for Continuous Flow PCR Application** 360
W. Fan, B. K. Lok and F. K. Lai
- 143 Highly Efficient and Flexible Plasma based Copper Coating Process for the Manufacture of Direct Metallized Mechatronic Devices** 365
Martin Mueller and Joerg Franke
- 077 Design and Optimization of Molding Process for MEMS WLSCP** 370
Bu Lin, Ding Mian Zhi, Ding Zhi Peng, Peter Chang Hyun Kee, Zhaohui Chen and Boo Yang Jung

Session C5	Processes and Automation/Equipment
Date/Time	Friday, 2nd December 2016 / 09:00 - 10:00
Venue	MR335
Chair	Won Chul Do, Amkor, Korea

- 147 Unconventional Copper Wirebond Looping Profile Approach** 376
Allen M. Descartin, Wei Yadong, Li Jun, Xu Xuesong and Song Zhanbin
- 218 A Novel Flexure-based XYθ Motion Compensator: Towards High-precision Wafer-level Chip Detection** 381
Sifeng He, Hui Tang, Qian Qiu, Xiaobin Xiang, JunjieChe, Chuangbin Chen, Jian Gao, Xin Chen and Yunbo He

Session C6	Interconnection Technologies
Date/Time	Friday, 2nd December 2016 / 09:00 - 10:00
Venue	MR336
Chair	Ser Choong Chong, Institute of Microelectronics, A*STAR, Singapore

- 117 Dissolution in Service of the Copper Substrate of Solder Joints** 388
Wayne C. W. Ng, Keith Sweatman, Tetsuya Akaiwa, Takatoshi Nishimura, Michihiro Sato, Christopher Gourlay and Sergey Belyakov
- 221 Process Optimization of Zinc Based High Temperature Lead Free Solder for die Attach Application** 394
Pan Wei Chih and Baquiran Joseph Aaron Mesa

- 145 Investigations on the Oxide Removal Mechanism during Ultrasonic Wedge-Wedge Bonding Process** 405
Yangyang Long, Folke Dencker, Friedrich Schneider, Benjamin Emde, Chun Li, Jörg Hermsdorf, Marc Wurz and Jens Twiefel

Session D1	Advanced Packaging
Date/Time	Friday, 2nd December 2016 / 11:20 - 12:40
Venue	MR331
Chair	KL Heng, ACCURUS SCIENTIFIC, Taiwan

- 201 Large Format Packaging-an Alternative Format for Discrete Packaging: Its Challenges and Solutions** 411
Eric Kuah, Hao JY, WL Chan, Wu Kai, C. Ashokkumar, SC Ho, Leroy Christie and John Macleod
- 236 Failure Mechanisms of Solder Interconnects under Current Stressing - a Progress Update from Recent Studies on Novel Interconnect Materials** 417
Yan Cheong Chan, Yi Li, Fengshun Wu and Zhong Chen
- 033 High Throughput Thermo-compression Bonding with Pre-applied Underfill for 3D Memory Applications** 427
Adeline B. Y. Lim, Alireza Rezvani, Ryjean Datinguinoo Bacay, Tom Colosimo, Oranna Yauw, Horst Clauberg and Bob Chylak
- 035 Development of Chip-to-Wafer (C2W) bonding process for High Density I/Os Fan-out Wafer Level Package (FOWLP)** 435
Sharon Pei-Siang LIM, Ser Choong Chong, Mian Zhi Ding and Vempati Srinivasa Rao

Session D2	TSV/Wafer Level Packaging
Date/Time	Friday, 2nd December 2016 / 11:20 - 12:40
Venue	MR332
Chair	Santosh Kumar, Yole Development, France

- 054 Integrated Clean for TSV: Comparison Between Dry Process and Wet Processes and their Electrical Qualification** 441
S. Suhard, Y. Li, A. Iwasaki, S. Van Huylbroeck, S. Draper, A. Mizutani T. Dory and F. Holsteyns
- 104 Board Level Reliability of Automotive eWLB (embedded wafer level BGA) FOWLP** 445
Lin Yaojian, Bernard Adams, Roberto Antonicelli, Luc Petit, Daniel Yap, Kim Sing Wong and Seung Wook Yoon
- 116 TAIKO Wafer Ball Attach** 450
Saskia Schröder, Markus Schröder, Wolfgang Reinert and Karl Heinz Priewasser
- 120 MEMS WLCSP Development using Vertical Interconnection** 455
Boo Yang Jung, Chen Zhaohui, Bu Lin, Ding Mian Zhi, Ding Zhi Peng and Chai Tai Chong

Session D3	Quality & Reliability
Date/Time	Friday, 2nd December 2016 / 11:20 - 12:40
Venue	MR333
Chair	Li Ming, ASM, Singapore

- 055 Key Parameters Influencing Cu-Sn Interfacial Void Formation** 459
Glenn Ross, Vesa Vuorinen and Mervi Paulasto-Kröckel
- 056 Thin Copper Wire Under Extreme HTSL Stress Duration: Crack Failure Mechanism Characterization** 468
R. Enrico Vaion, A Mancaloni, L Cola, M. De Tomasi and P Zabberoni
- 100 Measuring Die Tilt Using Shadow Moiré Optical Measurements; New Techniques for Discontinuous and Semi-Reflective Surfaces – Phase 2** 472
Neil Hubble
- 125 Reliability Evaluation of Copper (Cu) Through-Silicon Via (TSV) Barrier and Dielectric Liner by Electrical Characterization** 478
Jiawei Marvin Chan, Xu Cheng, Kheng Chooi Lee, Werner Kanert and Chuan Seng Tan

Session D4	Mechanical Modeling & Simulation
Date/Time	Friday, 2nd December 2016 / 11:20 - 12:40
Venue	MR334
Chair	Tang Gong Yue, Institute of Microelectronics, A*STAR, Singapore

- 164 Optimization of Electronic Enclosure Design for Thermal and Moisture Management using Calibrated Models of Progressive Complexity** 483
Sankhya Mohanty, Zygimantas Staliulionis, Parizad S. Nasirabadi, Rajan Ambat and Jesper H. Hattel
- 167 Influence of Sintering Conditions on Mechanical Properties of Ag-nano sintered material** 488
Shota Okuno, Qiang Yu and Yusuke Nakata
- 071 Molded Wafer Level Package Evaluation and Characterization** 492
Vito Lin, Nicholas Kao and Don Son Jiang
- 173 Finite Element Analysis of Arbitrarily Complex Electronic Devices** 497
Mario Gschwandl, Peter Fuchs, Klaus Fellner, Thomas Antretter, Thomas Krivec and Tao Qi

Session D5	Materials & Substrates/Leadframe
Date/Time	Friday, 2nd December 2016 / 11:20 - 12:40
Venue	MR335
Chair	Tan Chuan Seng, Nanyang Technology University, Singapore

- 144 Characterization of Anodic Bondable LTCC for Wafer-Level Packaging** 501
Xiaodong Hu, Manuel Bäuscher, Piotr Mackowiak, Yucheng Zhang, Ole Hoelck, Hans Walter, Martin Ihle, Steffen Ziesche, Ulli Hansen, Simon Maus, Oliver Gyenge, Biswajit Mukhopadhyay, Oswin Ehrmann, Klaus-Dieter Lang and Ha-Duong Ngo

- 180 A Study on Dimensional Variation in Flexible Printed Circuits During Post-Lamination Baking** 506
Ruey Jun Yan, Zalina Abdullah, Chee Wei Mok, Mihai D. Rotaru and Suan Hui Pu
- 209 Warpage Behavior of SiP's built with Different Bumping Solutions, Substrate Designs and Encapsulant Materials** 509
Quan Qi and Carlton Hanna
- 119 Study of De-gate Remnant Resolution with High Reliability Performance Moulding Compound** 514
Ng S.P, Wang H.T and Goo F.T

Session D6	Electrical Modeling & Simulation
Date/Time	Friday, 2nd December 2016 / 11:20 - 12:40
Venue	MR336
Chair	Mihai Rotaru, University of Southampton , UK

- 057 Determination of Dielectric Thickness, Constant, and Loss Tangent from Cavity Resonators** 521
A. Ege Engin, Ivan Ndip, Klaus-Dieter Lang and Jerry Aguirre
- 064 A Novel Trench Routing for Next-Generation High-Speed Serial Buses Beyond 10Gbps Applications** 524
Jackson Kong, Bok Eng Cheah, Khang Choong Yong, Howard Heck and Louis Lo
- 076 Novel Impedance Matching Technique for Pogo Pin Design** 528
Chee Hoe Lin
- 101 High Efficiency Energy Harvesting Circuit with Impedance Matched Antenna** 532
Yuharu Shinki, Kyouhei Shibata, Mohamed Mansour and Haruichi Kanaya

Session E1	Quality & Reliability
Date/Time	Friday, 2nd December 2016 / 14:20 - 15:40
Venue	MR331
Chair	Chin Hui CHONG, Micron Technology, Singapore

- 129 Bromine induces Corrosion in Reliability Test** 536
Ni Hsing Lee, Cheng Fu Yu, Orla O Halloran, Abdellatif Firiti, Zemre Acar , Nicolas Cannesan, Yuan Wen Hao, Jyun Ji Chen, Johan Tsai, Peter Sun and Sharon Chen
- 133 Improving Intrinsic Corrosion Reliability of Printed Circuit Board Assembly** 540
Rajan Ambat and H  l  ne Conseil-Gudla
- 211 High Lead Solder Failure and Microstructure Analysis in Die Attach Power Discrete Packages** 545
Kenny Chiong, Hong Wen Zhang and Sze Pei Lim
- 148 Flip Chip Laser Mark Bare Die Strength Characterization** 551
Kesvakumar Muniandy, Ilko Schmadlak, Betty Yeung, Matt Lauderdale and Trent Uehling

Session E2	TSV/Wafer Level Packaging
Date/Time	Friday, 2nd December 2016 / 14:20 - 15:40
Venue	MR332
Chair	Damo Srinivas, Lam Research, Singapore

- 122 Novel WLCSP Technology Solution for Fusion Device of CMOS Integrated Circuit with MEMS** 554
Takahide Murayama, Toshiyuki Sakuishi and Yasuhiro Morikawa
- 156 Integration of Low Temperature PECVD Deposited Silicon Oxides with Advanced Packaging** 560
Chunmei Wang, Steven Lee, Xiangyu Wang, King Jien Chui and Mingbin Yu
- 185 Overlay Performance of Through Si Via Last Lithography for 3D Packaging** 564
Warren W. Flack, Robert Hsieh, Gareth Kenyon, John Slabbekoorn, Piotr Czarnecki, Bert Tobback, Stefaan Van Huylenbroeck, Michele Stucchi, Tom Vandeweyer and Andy Miller
- 212 An Accurate Calculation Method on Thermal Effectiveness of TSV and Wire** 569
Yudan Pi, Wei Wang and Yufeng Jin

Session E3	Interconnection Technologies
Date/Time	Friday, 2nd December 2016 / 14:20 - 15:40
Venue	MR333
Chair	Hong Meng HO, STATS ChipPAC Pte Ltd., Singapore

- 157 The Exploration and Characterization of Insulated Au-Flash PdCu Wire Bonding Applications** 574
Siong Chin Teck, Eu Poh Leng, Tan Lan Chu, Su Dan, Tok Chee Wei, Loh Wan Yee and Zhangxi
- 160 Manufacturing and Characterization of Die to Die Interconnections for 3D Applications in Harsh Environmental Conditions** 580
C. Hartler, J. Siegert, F. Schrank, M. Schrems, Z. Hajdarevic and S. Bulacher
- 225 Pressureless Low Temperature Sintering Paste for NiAu PCB Substrate** 584
Yong Ling Xin, Tan Juo Yan, Wolfgang Schmitt, Jens Nachreiner and Chew Ly May
- 237 Double Side Sintered IGBT 650V/ 200A in a TO-247 Package for Extreme Performance and Reliability** 589
Gustavo Greca, Paul Salerno, Jeffrey Durham, Francois Le Henaff, Jean Claude Harel, Johan Hamelink and Weikun He

Session E4	Emerging Technologies
Date/Time	Friday, 2nd December 2016 / 14:20 - 15:40
Venue	MR334
Chair	Charles LEE, ASE, Singapore

- 078 Gravure Printing of Ag Electrodes for Electroluminescent Lighting** 593
Vasudivan Sunappan

- 178 Embedding of Wearable Electronics into Smart Sensor Insole** 597
M. Hubl, O. Pohl, V. Noack, P. Hahlweg, C. Ehm, M. Derleh, T. Weiland, E. Schick, H-H. Müller, D. Hampicke, P. Gregorius, T. Schwartzinger, T. Jablonski, J.-P. Maurer, R. Hahn, O. Ehrmann, K.-D. Lang, E. Shin and H.-D. Ngo
- 190 Copper Circuit Traces by Laser Cladding with Powder Injection for Additive Manufactured Mechatronic Devices** 602
Martin Mueller, Oliver Hentschel, Michael Schmidt and Joerg Franke
- 188 An Innovative Approach to Accelerate High Temperature Operating Endurance Test for Automotive Electronic Control Units** 606
Abdalla Youssef, Ingo Birner, Robert Vodiunig, Jean Thierauf, Holger Voelkel, Hans Walter, Andreas Middendorf, Klaus-Dieter Lang

Session E5	Materials & Substrates/Leadframe
Date/Time	Friday, 2nd December 2016 / 14:20 - 15:40
Venue	MR335
Chair	Vempati Srinivasa RAO, Institute of Microelectronics, A*STAR, Singapore

- 224 Effect of Doping Element on the Interfacial Reaction Behavior of Ag Alloy Wires Bonding on Al Pad after HTST and TCT Tests** 613
Yu-Wei Lin, Mei-Chen Su, Wei-Hsiang Huang, Ying-Ta Chiu, Te-Ping Shih and Kwang-Lung Lin
- 096 Influence of Package Lead Type Onto Final Test Contacting** 620
Praveen Kumar Ramamoorthy, Tan Han Guan, Alfred Yeo and Yang Kai
- 223 Test Method to Evaluate a Robust Ball Grid Array (BGA) Ball Mount Flux** 623
Sheng-Hung Chou, Yan Liu, Maria Durham, Sze Pei Lim, Te-Hua Fang and Yu-Jen Hsiao

Session E6	Electrical Modeling & Simulation
Date/Time	Friday, 2nd December 2016 / 14:20 - 15:40
Venue	MR336
Chair	Wui-Weng WONG, Advanced Micro Devices, Singapore

- 136 Performance Modeling and Broadband Characterization of Chip-to-Chip Interconnects with Rough Surfaces** 629
Somesh Kumar and Rohit Sharma
- 158 Signal Integrity and Crosstalk Analysis of the Transmission Lines on SOI Substrate for High-Speed up to 50 GHz** 633
Do-Won Kim, Chao Li and Patrick Lo Guo Qiang
- 184 Multi-Port High Bandwidth Interconnect Equivalent Circuit Model for 3.2 Gbps Channel Simulation** 638
Hui Lee Teng and Yee Huan Yew
- 227 Antenna Array Integrated on Multilayer Organic Package for Millimeter-wave Applications** 644
Cheng-Yu Ho, Ming-Fong Jhong, Po-Chih Pan, Chen-Chao Wang, Chun-Yen Ting, Ken-Huang, Lin, En-Yi, Hsueh, Shang-Hao, Liu, and Hung-Chia and Chang

Session	Interactive Session II
Date/Time	Friday, 2nd December 2016 / 15:40 - 16:10
Venue	Foyer 5

- 097 Thermal Design and Temperature Gradient Analysis for a Thermoelectric Energy Harvest Device in Off-shore and Marine Application** 648
Gongyue Tang, Sarbudeen Mohamed Rabeek and Muthukumaraswamy Annamalai Arasu
- 130 Modeling The Package IP Physical Model and Verification** 653
Che-Shuan Lin, Bo-You Chen and Sung-Mao Wu
- 092 Development of Wafer Level Laminated Magnetic Thin Film for Integrated Voltage Regulator Application** 658
Jun Yu, Muthukumaraswamy Annamalai Arasu and Sunil Wickramanayaka
- 152 Evaluation on Multiple Layer PBO-based Cu RDL Process for Fan-Out Wafer Level Packaging (FOWLP)** 662
Soh Siew Boon, K.J. Chui, David Ho S.W., S.A. Sek, Mingbin Yu, Prayudi Lianto, Yu Gu, Guan Huei See and Marvin L. Bernt
- 171 Fabrication Process of a Triple-Layer Stacked TSV Interposer for Switch Matrix Consisting of Eight RF Chips** 666
Wei Meng, Yong Guan, Qinghua Zeng, Jing Chen and Yufeng Jin
- 179 Interposer Fabrication with Annular Copper TSV and Multi-layered Redistribution Layer** 670
Yong Guan, Shenglin Ma, Qinghua Zeng, Wei Meng, Jing Chen and Yufeng Jin
- 181 Fine Pitch RDL Patterning Characterization** 675
Chen Bing, Soh Siew Boon, Ho Soon Wee and Jung Boo Yang
- 183 Evolution of the Topographical and Chemical Signatures of Plasma-treated Surfaces along the Staging Time Pathway** 679
Ian Harvey Arellano and Amor Zapanta
- 199 Process Considerations, Process Challenges and Manufacturing Systems for Roll-to-Roll Processing** 684
X. C. Shan, S. H. Chen, B. Salam, M. B. Mohahidin and J. Wei
- 207 Plasma Etching of SiO₂ with Tapered Sidewall for Thin Film Encapsulation** 688
Vladimir Bliznetsov, Bin Li, Jae Wung Lee and Huamao Lin
- 210 Ultrasonic Power Closed-loop Control on Wire Bonder** 691
He Yunbo, Hu Yongshan, Chen Xin, Gao Jian, Yang Zhijun, Zhang Kai, Chen Yun, Zhang Yu, Tang Hui and Ao Yinhui
- 213 Novel Correctable Testing Interface for High Speed/Frequency Device Testing** 696
Chih-Cheng Chuang, Kuan-I Cheng, Sung-Mao Wu, Lung-Shu Huang and Bang-Cheng Chiu
- 246 Thermal Effect on Fan-out Wafer Level Package Strength** 700
Cheng Xu, Z. W. Zhong and W. K. Choi
- 267 Thermomechanical Reliability of a Cu-TSV Integration Model based on 3D Fabrication Processes** 704
Yunna Sun, Seung-lo Lee, Yanmei Liu, Jiangbo Luo, Yan Wang, Guifu Ding, Hong Wang and Jinyuan Yao
- 268 A High Efficient Integrated Heat Dissipation Systems with CNT Array based Heat Lines and Microchannel Heat Sink in 3D ICs** 709
Yunna Sun, Seung-lo Lee, Qiu Xu, Jiangbo Luo, Hongfang Li, Yan Wang, Guifu Ding and Xiaolin Zhao

- 193 The Study of Bond Pad Discoloration in Power Package Assembly 714**
Zhang Ruifen, Baquiran and Joseph Aaron Mesa
- 216 Effects of Humidity on the Electro-Optical-Thermal Characteristics of High-Power LEDs 718**
T.K. Law, Fannon Lim, Y. Li, J.W.Ronnie Teo and Sophia Wei

Session F1	Mechanical Modeling & Simulation
Date/Time	Friday, 2nd December 2016 / 16:10 - 17:30
Venue	MR332
Chair	Prof. Yan Xiaojun, Beihang University, China

- 194 Brittle Fracture and Damage in Bond Pad Stacks – A Study of Parameter Influences in Coupled XFEM and Delamination Simulation of Nanoindentation 724**
J. Albrecht, J. Auersperg, G. M. Reuther, P. W. Kudella, J. Brueckner, S. Rzepka and R. Pufall
- 202 Modelling Solder Extrusion Using J-integral Method 729**
Cheryl Selvanayagam and Teng Di Sheng
- 208 Effect of Interconnect Plasticity on Soldering Induced Residual Stress in Thin Crystalline Silicon Solar Cells 734**
Sasi Kumar Tippabhotla, Ihor Radchenko, Wenjian Song, N. Tamura, Andrew A. O. Tay and A. S. Budiman
- 168 Development of Evaluation Method That Takes into Account the Effect the Fine Structure of Adhesive Interface for Delamination Strength of the Packaging Resin 738**
Yukichi Furuyama, Okihisa Honda and Qiang Yu

Session F2	TSV/Wafer Level Packaging
Date/Time	Friday, 2nd December 2016 / 16:10 - 17:30
Venue	MR333
Chair	Boo Yang JUNG, Global Foundries, Singapore

- 195 Isolate Micro-bump Process Development and Improvement 743**
H. Y. Li, Leong Yew Wing, Hwang Gilho, Chong Kok Piau, Norhanani Binte Jaafar and Surasit Chungpaiboonpatana
- 233 Understanding Size Effects in the Advanced Through-Silicon Via Interconnect Schemes for 3D ICs 748**
Imran Ali, Ihor Radchenko, Sasi Kumar Tippabhotla, Song Wenjian M.Ridhuan, Andrew A. O. Tay, Nobumichi Tamura, Seung Min Han and Arief SuriadiBudiman
- 205 Laser Multi Beam Full Cut Dicing of wafer level chip-scale packages (Fan In) 752**
Jeroen van Borkulo, Eric M. M. Tan and Richard Boulanger
- 191 Thermal-Mechanical Reliability Assessment of TSV Structure for 3D IC Integration 758**
Huan Liu, Qinghua Zeng, Yong Guan, Runiu Fang, Xin Sun, Fei Su, Jing Chen, Min Miao and Yufeng Jin

Session F3	Quality & Reliability
Date/Time	Friday, 2nd December 2016 / 16:10 - 17:30
Venue	MR334
Chair	Alfred YEO, Infineon Technology, Singapore

- 172 Reliability Evaluation of Car Power Module using Electrical-Thermal-Structural Coupled Analysis based on Field Driving Data** 765
Shingo Nakayama, Hirotaka Morita and Qiang Yu
- 111 Drop Impact Reliability Study of High Density Fan-Out Wafer Level Package** 771
Zhaohui Chen, Faxing Che, Mian Zhi Ding, David Soon Wee Ho, Tai Chong Chai and Vempati Srinivasa Rao
- 189 Copper Ball Bond Recipe Cliff Test on Two Pad Aluminum Thicknesses** 779
Kok Inn Hoo, Edsel DeJesus, Priscila Brown, Rachel Wynder, Alan Eddington and Stevan Hunter
- 135 Semi-Empirical Prediction of Moisture Build-up in an Electronic Enclosure using Analysis of Variance (ANOVA)** 785
Parizad Shojaee Nasirabadi, Hélène Conseil-Gudla, Sankhya Mohanty, Masoud Jabbari, Rajan Ambat and Jesper H. Hattel

Session F4	Advanced Packaging
Date/Time	Friday, 2nd December 2016 / 16:10 - 17:30
Venue	MR335
Chair	Shan GAO, Global Foundries, Singapore

- 140 3D IC Assembly using Thermal Compression Bonding and Wafer-Level Underfill-Strategies for Quality Improvement and Throughput Enhancement** 791
Teng Wang, Pieter Bex, Giovanni Capuz, Fabrice Duval, Fumihiko Inoue, Carine Gerets, Julien Bertheau, Kenneth June Rebibis, Andy Miller, Gerald Beyer, Eric Beyne, Masanori Natsukawa, Kazuyuki Mitsukura and Keiichi Hatakeyama
- 099 Copper Wire Bond Pad/IMC Interfacial Layer Crack Study During HTSL (high temperature storage life) Test** 797
Mingchuan Han, Miao Wang, Lidong Zhang, Beiyue Yan, Jun Li, Meijiang Song and Varughese Mathew; Allen M. Descartin
- 200 Integration of MEMS/ Sensors in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP)** 801
André Cardoso, Steffen Kroehnert, Raquel Pinto, Elisabete Fernandes and Isabel Barros
- 146 Copper Electrodeposition Advancements for FOWLP** 808
B. Buckalew, T. Ponnuswamy, S. Mayer, K. Thorkelsson, J. Oberst and G. Graham

Session F5	Thermal Characterization & Cooling Solutions
Date/Time	Friday, 2nd December 2016 / 16:10 - 17:30
Venue	MR336
Chair	Edwin Teo, Nanyang Technology University, Singapore

066 Heat Dissipation Capability of Package with Integrated Processor and 3D-Stacked Memory 813

Yong Han, F. X. Che, Sharon Seow Huang Lim and Masaya Kawano

114 A Way for Measuring the Temperature Transients of Capacitors 818

Zoltan Sarkany and Marta Rencz

109 Thermal Design and Analysis of High Power SiC Module with Low Profile and Enhanced Thermal Performance 823

Tang Gongyue, Lee Jong Bum and Chai Tai Chong

Additional Papers:

Packaging and Testing of High Speed Rotor for MEMS gas Turbine Engines 829

Xiaojun Yan, Guohui Zhang, Xiao Tan, Xia Chen, Xiaoyong Zhang, Haiwang Li, and Zhi Tao

Laser Processing of Printed Copper Interconnects on Polymer Substrates 834

Kang Wu, Shuai Hou, Siyuan Qi, David A. Hutt, John R. Tyrer, and David C. Whalley