

2016 Conference on Design and Architectures for Signal and Image Processing (DASIP 2016)

**Rennes, France
12 – 14 October 2016**



**IEEE Catalog Number: CFP16DAS-POD
ISBN: 978-1-5090-3085-9**

**Copyright © 2016, Electronic Chips & Systems Design Initiative
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16DAS-POD
ISBN (Print-On-Demand):	978-1-5090-3085-9
ISBN (Online):	979-1-0922-7915-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Welcome	5
General Chairs	5
Sponsors	5
Keynote Speakers	6
Program Chairs	7
Steering Committee	8
Program Committee	8
Session 1: HEVC in Embedded Systems	10
<i>Efficient Parallel Architecture of an Intra-only Scalable Multi-layer HEVC Encoder</i>	11
Ronan Parois, Raulet Mickael, Mora Elie Gabriel, Hamidouche Wassim and Deforges Olivier	
<i>Scalable HEVC Decoder for Mobile Devices: Trade-offs between Energy Consumption and Quality</i>	18
Erwan Raffin, Wassim Hamidouche, Erwan Nogues, Maxime Pelcat and Daniel Menard	
<i>Estimating Encoding Complexity of a Real-Time Embedded Software HEVC CoDEC</i>	26
Alexandre Mercat, Wassim Hamidouche, Maxime Pelcat and Daniel Menard	
<i>Analysis on scalability and energy efficiency of HEVC decoding using task-based programming Model</i>	34
Georgios Georgakarakos, Simon Holmbacka and Johan Lilius	
Session 2: Architectures for Image Processing	42
<i>ELM-based Hyperspectral Imagery Processor for Onboard Real-time Classification</i>	43
Koldo Basterretxea, Unai Martinez-Corral, Raul Finker de La Iglesia and Ines Del Campo Hagelstrom	
<i>Associative Memory Based on Clustered Neural Networks: Improved Model and Architecture for Oriented Edge Detection</i>	51
Robin Danilo, Hugues Wouafo, Cyrille Chavet, Vincent Gripon, Laura Conde-Canencia and PhilippeCoussy	
<i>Memory Efficient Multi-Scale Line Detector Architecture for Retinal Blood Vessel Segmentation</i>	59
Hamza Bendaoudi, Pierre Langlois and Farida Cheriet	
<i>SystemC Modelling of Lossless Compression IP cores for Space Applications</i>	65
Lucana Santos, Ana Gómez, Pedro Hernandez-Fernandez and Roberto Sarmiento	
Session 3: Method and Tools for System Design	73
<i>A System-level Security Approach for Heterogeneous MPSoCs</i>	74
Benjamin Tan, Morteza Biglari-Abhari and Zoran Salcic	
<i>Low Power Design Methodology for Signal Processing Systems using Lightweight Dataflow Techniques</i>	82
Lin Li, Tiziana Fanni, Timo Viitanen, Renjie Xie, Francesca Palumbo, Luigi Raffo, Heikki Huttunen, Jarmo Takala and Shuvra Bhattacharyya	
<i>Code Generation for a SIMD Architecture with Custom Memory Organization</i>	90
Mehmet Ali Arslan, Flavius Gruian, Krzysztof Kuchcinski and Andreas Karlsson	
<i>Fuzzy Logic Modeling for Objective Image Quality Assessment</i>	98
Ghislain Takam Tchendjou, Rshdee Alhakim and Emmanuel Simeu	

Table of Contents

Session 4: Application Specific Hardware Architectures	106
<i>Hardware Architecture for Lowering the Error Floor of LTE Turbo Code</i>	107
Thibaud Tonnellier, Camille Leroux, Bertrand Le Gal, Christophe Jegou, Benjamin Gadat and Nicolas Van Wambeke	
<i>ARM-FPGA Based Platform for Automated Adaptive Wireless Communication Systems Using Partial Reconfiguration Technique</i>	113
Mohamad Alfadl Rihani, Jean-Christophe Prévotet, Fabienne Nouvel, Mohamad Mroue and Yasser Mohanna)	
<i>Crosstalk-aware Link Power Model for Networks-on-Chip</i>	121
Ghassan Almaless and Franck Wajsburt (LIP6 - UPMC Sorbonne Universités)	
Session 5: Image Processing on Multicore Platforms	129
<i>Batched Cholesky Factorization for Tiny Matrices</i>	130
Florian Lemaitre and Lionel Lacassagne	
<i>Custom Processor Design for Efficient, yet Flexible Lucas-Kanade Optical Flow</i>	138
Sander Smets, Toon Goedemé and Marian Verhelst)	
<i>A Pipelined Multi-softcore Approach for the HOG Algorithm</i>	146
José A. M. De Holanda, João Manuel Paiva Cardoso and Eduardo Marques	
<i>Hyperspectral Image Classification Using a Parallel Implementation of the Linear SVM on a Massively Parallel Processor Array (MPPA) Platform</i>	154
Daniel Madroñal, Raquel Lazcano, Himar Fabelo, Samuel Ortega, Gustavo Marrero, Eduardo Juárez and César Sanz	
Special session 1: Automotive Parallel Computing Challenges – Architectures, Applications, and Tricks	161
<i>Monte Carlo Method Based Precision Analysis of Deep Convolution Nets</i>	162
Robert Krutsch and Sharath Subramanya Naidu	
<i>Hardware Acceleration of Maximum-Likelihood Angle Estimation for Automotive MIMO Radars</i>	168
Frank Meinel, Martin Kunert and Holger Blume	
<i>FPGA memory optimization for real-time imaging</i>	176
Dominique Houzet, Virginie Fresse and Hubert Konik	
<i>FPGA-Based Hardware-in-the-Loop Environment Using Video Injection Concept for Camera-Based Systems in Automotive Applications</i>	183
Maeusz Komorkiewicz, Krzysztof Turek, Pawel Skruch, Tomasz Kryjak and Marek Gorgon	
<i>Generation of Schedule Tables on Multi-core Systems for AUTOSAR Applications</i>	191
Wenhao Wang, Benoît Miramond and Fabrice Camut	
Special Session 2: Computer Vision and Image Analysis	199
<i>Memory Management in Embedded Vision Systems: Optimization Problematic and Solution Methods</i>	200
Khadija Hadj Salem, Yann Kieffer and Stéphane Mancini	
<i>A Comparison of Cost Construction Methods onto a C6678 Platform for Stereo Matching</i>	208
Judicael Menant, Guillaume Gautier, Jean Francois Nezan, Luce Morin and Muriel Pressigout	
<i>A Dedicated Lightweight Binocular Stereo System for Real-time Depth-map Generation</i>	215
Trevor Gee, Patrice Delmas, Sylvain Joly, Valentin Baron, Rachel Ababou and Jean-Francois Nezan)	

Table of Contents

Demo Night	222
Demo: Localisation in a Faulty Digital GPS Receiver Mohamed Mourad Hafidhi, Emmanuel Boutillon and Arnaud Dion	223
Demo: Ker-ONE: Embedded Virtualization Approach with Dynamic Reconfigurable Accelerators Management Tian Xia, Mohamad Alfadl Rihani, Jean-Christophe Prevotet and Fabienne Nouvel	225
Demo: Efficient Delay and Apodization for on-FPGA 3D Ultrasound Ahmet Caner Yüzügüler, William Simon, Aya Ibrahim, Federico Angiolini, Marcel Ardit, Jean-Philippe Thiran and Giovanni De Micheli	227
Demo Abstract: How Fuzzy Logic can enhance Energy Management in Wireless Sensor Nodes equipped by Energy Harvesters and Wake-up Radios Fayçal Ait Aoudia, Matthieu Gautier and Olivier Berder	229
FPGA-based bio-inspired architecture for multi-scale attentional vision Nicolas Cuperlier, Frédéric Demelo and Benoit Miramond	231
Demo: SLP-aware Word Length Optimization Ali Hasssan El Moussawi and Steven Derrien	233
Demo: UHD Live video streaming with a real-time scalable HEVC encoder Ronan Parois, Hamidouche Wassim, Mora Elie Gabriel, Mickael Raulet and Olivier Deforges	235
Demo: HELICoID Tool Demonstrator for Real-Time Brain Cancer Detection Ruben Salvador, Himar Fabelo, Raquel Lazcano, Samuel Ortega, Daniel Madroñal, Gustavo M. Callicó, Eduardo Juarez and Cesar Sanz	237
Demo: Overlay Architectures For heterogeneous FPGA Cluster management Théotime Bollengier, Loic Lagadec, Mohamad Najem and Jean-Christophe Le Lann	239
Demo: abstract : FPGA-based implementation of a flexible FFT dedicated to LTE standard Mai-Thanh Tran, Emmanuel Casseau and Matthieu Gautier	241
Demo: ADAS demonstration on MPPA manycore processor Pierre-Edouard Beaucamps, Frédéric Blanc	243
Demo: Reconfigurable Platform Composer Tool Carlo Sau, Tiziana Fanni, Paolo Meloni, Luigi Raffo, Maxime Pelcat, and Francesca Palumbo	245