

# **2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV 2016)**

**Austin, Texas, USA  
12 – 13 December 2016**



**IEEE Catalog Number: CFP16MTV-POD  
ISBN: 978-1-4673-8925-9**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16MTV-POD
ISBN (Print-On-Demand):	978-1-4673-8925-9
ISBN (Online):	978-1-4673-8924-2
ISSN:	1550-4093

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2016 17th International Workshop on Microprocessor and SOC Test and Verification

## MTV 2016

### Table of Contents

Preface.....	vii
Acknowledgment.....	viii
Conference Organization.....	ix
Program Committee.....	x
Corporate Sponsors.....	xi

---

### Processor & Memory Verification

Fake CPU: A Flexible and Simulation Cost-Effective UVC for Testing Shared Caches .....	1
<i>Saddam Jamil Quirem and Prasad Krishna Saravu</i>	
Multi-processor Memory Scoreboard: A Multi-processor Memory Ordering and Data Consistency Checker .....	7
<i>Prasad Krishna Saravu</i>	
Formal Based Methodology for Inferring Memory Mapped Registers .....	15
<i>Haytham Saafan, M. Watheq El-Kharashi, and Ashraf Salem</i>	
A Case Study: Pre-Silicon SoC RAS Validation for NoC Server Processor .....	19
<i>Senwen Kan, Matthew Lam, Tyler Porter, and Jennifer Dworak</i>	
Tough Bugs vs. Smart Tools - L2/L3 Cache Verification Using System Verilog, UVM and Verdi Transaction Debugging .....	25
<i>Vibaran Viswanathan, Juliet Runhaar, Doug Reed, and Jun Zhao</i>	
Coverage Closure Efficient UVM Based Generic Verification Architecture for Flash Memory Controllers .....	30
<i>Ahmed El-Yamany, Sameh El-Ashry, and Khaled Salah</i>	

## Security

Automatic RTL-to-Formal Code Converter for IP Security Formal Verification .....	35
<i>Xiaolong Guo, Raj Gautam Dutta, Prabhat Mishra, and Yier Jin</i>	
2.5D/3D Integration Technologies for Circuit Obfuscation .....	39
<i>Yang Xie, Chongxi Bao, Yuntao Liu, and Ankur Srivastava</i>	
Hardware-Based Workload Forensics and Malware Detection in Microprocessors .....	45
<i>Liwei Zhou and Yiorgos Makris</i>	
Towards Property Driven Hardware Security .....	51
<i>Wei Hu, Alric Althoff, Armaiti Ardeshiricham, and Ryan Kastner</i>	

## Verification Methodology Innovations

An Efficient Scenario Based Testing Methodology Using UVM .....	57
<i>Khaled Fathy and Khaled Salah</i>	
Transaction Level Power Modeling (TLPM) Methodology .....	61
<i>Amr B. Darwish, Magdy A. El-Moursy, and Mohamed Dessouky</i>	
System Verilog Assertions Synthesis Based Compiler .....	65
<i>Omar Amin, Youssef Ramzy, Omar Ibrahem, Ahmed Fouad, Khaled Mohamed, and Mohamed Abdelsalam</i>	
Scalable, Constrained Random Software Driven Verification .....	71
<i>Sainath Karlapalem and Shashank Venugopal</i>	
Echoing the "Generality Concept" through the Bus Functional Model Architecture in Universal Verification Environments .....	77
<i>Ahmed El-Yamany</i>	
Author Index .....	81