
2011 International Conference on Semiconductor Technology for Ultra Large Scale Integrated Circuits and Thin Film Transistors (ULSIC vs. TFT)

Editors:

Y. Kuo

Texas A&M University
College Station, Texas, USA

G. Bersuker

Sematech
Austin, Texas, USA

Sponsoring Division:



Electronics and Photonics



Published by

The Electrochemical Society

65 South Main Street, Building D
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

ecstransactions™

Vol. 37, No. 1

Copyright 2011 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

ISBN 978-1-56677-899-2 (CD-ROM)
ISBN 978-1-60768-251-6 (PDF)
ISBN 978-1-60768-252-3 (Softcover)

ECS Transactions, Volume 37, Issue 1

2011 International Conference on Semiconductor Technology for Ultra Large Scale Integrated
Circuits and Thin Film Transistors (ULSIC vs. TFT)

Table of Contents

Preface *iii*

Chapter 1
Challenges in Si- and Ge-based TFT Technology

(Invited) Short Channel Effects and Drain Field Relief Architectures in Polysilicon TFTs <i>G. Fortunato, M. Cuscunà, L. Maiolo, L. Mariucci, M. Rapisarda, A. Pecora, A. Valletta, and S. D. Brotherton</i>	3
(Invited) Self-Heating Issue of Poly-Si TFT on Glass Substrate <i>T. Asano and G. Nakagawa</i>	15
(Invited) Bridged-grain (BG) Polycrystalline Silicon Thin Film Transistors (TFTs) <i>H. Kwok, M. Wong, S. Zhao, and W. Zhou</i>	23
(Invited) Vertical Channel Thin Film Transistor: Improvement Approach Similar to Multigate Monolithic CMOS Technology <i>O. Bonnaud, P. Zhang, E. Jacques, and R. Rogel</i>	29
(Invited) Similarities between $\mu\text{c-Si}$ TFT with Very Thin Active Layer and FD-SOI FETs <i>T. Mohammed-Brahim, K. Kandoussi, K. Belarbi, H. Lhermite, N. Coulon, and C. Simon</i>	39
MILC PMOS Poly-Silicon TFT Circuits and Application in SOP <i>P. Sun, S. Zhao, T. Ho, Z. Meng, M. Wong, and H. Kwok</i>	49
Source-Gated Transistors for Versatile Large Area Electronic Circuit Design and Fabrication <i>R. A. Sporea, X. Guo, J. M. Shannon, and S. R. Silva</i>	57
(Invited) Single-Grain Germanium TFTs <i>R. Ishihara, T. Chen, A. Baiano, M. R. Mofrad, and C. Beenakker</i>	65

Chapter 2

Challenges in Oxide and Organic TFTs

(Invited) Success in Measurement the Lowest Off-state Current of Transistor in the World <i>Y. Sekine, K. Furutani, Y. Shionoiri, K. Kato, J. Koyama, and S. Yamazaki</i>	77
Low Power 6.0-Inch Extended Graphics Array Reflective Liquid Crystal Display using Indium Gallium Zinc Oxide Semiconductor with Electronic Paper Function <i>M. Kaneyasu, H. Miyake, T. Nishi, Y. Hirakata, J. Koyama, R. Sato, M. Sakakura, and S. Yamazaki</i>	89
Low Power 6.0-inch Extended Graphics Array Transmissive Liquid Crystal Display using Indium Gallium Zinc Oxide Semiconductor with Variable Frame Frequency <i>S. Amano, H. Miyake, T. Nishi, Y. Hirakata, J. Koyama, K. Okazaki, M. Sakakura, and S. Yamazaki</i>	97
Comparative Analysis of Organic Thin Film Transistor Structures for Flexible E-Paper and AMOLED Displays <i>L. Feng, X. Xu, and X. Guo</i>	105

Chapter 3

Challenges in Graphene, Nanowire, and Nanotube Devices

(Keynote) Recent Progress in Facile Preparation of Graphene <i>Z. Lin, Y. Yao, Z. Li, K. Moon, and C. P. Wong</i>	115
(Invited) Application of Graphene and Carbon Nanotubes to Transistors and Interconnects <i>S. Sato, K. Hayashi, K. Yagi, D. Kondo, A. Yamada, N. Harada, M. Nihei, and N. Yokoyama</i>	121
Manipulation of Graphene Properties by Interface Engineering <i>X. Wang, J. Xu, C. Wang, J. Du, and W. Xie</i>	133
(Invited) Silicon Grow-in-Place Nanowires and Their Applications <i>J. Wu, P. Garg, S. Pan, C. Winter, D. Scott, and S. Fonash</i>	141
(Invited) In-plane Silicon Nanowires for Field Effect Transistor Application <i>L. Yu and P. Roca i Cabarrocas</i>	147

Chapter 4

Challenges in Memories

(Invited) Nonvolatile Memories for Nano and Giga Electronics 157
Y. Kuo

(Invited) Understanding the Switching Mechanism in RRAM Devices and the Dielectric Breakdown of Ultrathin High-k Gate Stacks from First Principles Calculations 167
B. Magyari-Köpe, S. Park, H. Lee, and Y. Nishi

Chapter 5

Challenges in Process Engineering

(Invited) Atomically Controlled CVD Processing for Doping in Future Si-Based Devices 181
J. Murota, M. Sakuraba, and B. Tillack

(Invited) Physical Modeling of Charge Transport and Degradation in HfO₂ Stacks for Logic Device and Memory Applications 189
L. Larcher, A. Padovani, L. Vandelli, and G. Bersuker

Formation and Characterization of NiYb Silicides 199
Y. Yuan and E. Ivanov

Chapter 6

Challenges in New Devices and Applications

(Keynote) Unipolar CMOS Logic for Post-Si ULSI and TFT Technologies 207
T. Ma and X. Sun

(Invited) Spin-based MOSFET and Its Applications 217
Y. Saito

(Invited) Flexible Thin Film Transistor Arrays as an Enabling Platform Technology: Opportunities and Challenges 229
G. B. Raupp

Author Index 241