2017 China Semiconductor Technology International Conference (CSTIC 2017)

Shanghai, China 12 – 13 March 2017



IEEE Catalog Number: ISBN:

CFP1760Y-POD 978-1-5090-6695-7

Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP1760Y-POD
ISBN (Print-On-Demand):	978-1-5090-6695-7
ISBN (Online):	978-1-5090-6694-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

Preface

Chapter I - Device Engineering and Memory Technology

III-N Heterostructure Devices for Low-Power Logic**1 $P_{i} = \sum_{i=1}^{n} \frac{1}{2} \sum_{i=1}^{n} \frac{1}$	I-31
Rahman ² , G. Klimeck ² , C. Lund ³ , S. Keller ³ , S. M. Islam ⁴ , A. Chaney ⁴ , Y. Cho ⁴ and D.	
Jena ⁴	
² Dept. of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA	
USA	
³ Dept. of Electrical and Computer Engineering, Univ. of California, Santa Barbara, CA USA	
⁴ Dept. of Electrical and Computer Engineering and Dept. of Materials Science and Engineering, Cornell University, Ithaca, NY, USA	
Monolithic 3D (M3D) Reconfigurable Logic Applications Using Extremely-Low-Power Electron Devices*4	I-7
Department of Electronic Engineering, Sogang University, Seoul, Republic of Korea	
A Study of 28 nm LDMOS HCI Improvement by Layout Optimization8 Ruoyuan Li, Yongsheng Yang, Fang Chen, Ling Tang, Zhengyong Lv, Byunghak Lee, Ling Sun, Weizhong Xu and TzuChiang Yu	I-2
Semiconaucior Manujaciuring International Corporation, Snangnal, China	
Reliability Investigations on The Programming Currents of 28 nm Metal E-Fuse12 Guangyan Zhao, Yong Zhao and Wei-Ting Kary Chien	I-24
Semiconductor Manufacturing International Corporation, Shanghai, China	
Defects and Lifetime Prediction for Ge PMOSFETs Under AC NBTI Stresses*15 J. F. Zhang, J. Ma, W. Zhang and Z. Ji	I-20
Department of Electronics and Electrical Engineering, Liverpool John Moores University, Liverpool, United Kingdom	
Recent Progress in RRAM Technology: From Compact Models to Applications20	I-15
Yue Zha ⁻ , Zhiqiang Wel ⁻ , Jing Li ⁻ ^{1,3} Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison WI USA	
² Advanced Devices Development Center, Panasonic Corporation, Osaka, Japan	
Investigation of Trap Profile in Nitride Charge Trap Layer in 3D NAND Flash	
Memory Cells*24	I-14
Seoul National University. Republic of Korea	
- $ -$	

Advanced Logic and Specialty Technologies for VLSI Manufacturing in Fast Expansion at China*26 Min-hwa Chi ¹ and Hanming Wu ² ¹ Semiconductor Manufacturing International Corporation, Shanghai, China ² BriteIP Corporation, China	I-4
Analytical Modeling for Substrate Effect of Lateral Power Devices30 Jing Chen ^{1,2} , Yufeng Guo ^{1,2} , Man Li ^{1,2} , Ling Du ^{1,2} , Xinchun Ji ^{1,2} , Changchun Zhang ^{1,2} and Jiafei Yao ^{1,2} ¹ National and Local Joint Engineering Laboratory of RF integration & Micro-Assembly Technology, Nanjing, China ² College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China	I-21
MOSFET RF Performance Improvement Through Spacer Profile Optimization for 28 nm Poly/SioN SoC Technology33 Hai Liu, River He and Byunghak Lee Semiconductor Manufacturing International Corporation, Shanghai, P.R. China	I-29
A Method to Solve Reverse Tunneling Disturb Issue for SuperFlash [®] Memory36 Tao Xu, Zigui Cao, Guoqing Han, Hong Chen and Hui Wang Shanghai Huahong Grace Semiconductor Manufacturing, Shanghai, China	I-1
Compact Electrodynamics MEMS-Speaker39 Burhanuddin Yeop Majlis ¹ , Gandi Sugandi ^{1,2} and Mimiwaty Mohd Noor ¹ ¹ Institute of Microengineering and Nanoelectronics (IMEN), Universiti Kebangsaan Malaysia (UKM), Malaysia ² Research Center for Electronics and Telecommunication Indonesian Institute of Sciences (PPET-LIPI), Bandung-Indonesia	I-6
Identification and Solutions for a Novel Particulate Pollution Matter in Wafer Surface Caused by Concentrated Sulfuric Acid42 Lu Sun Semiconductor Manufacturing International Corporation, Shanghai, China	I-22
Optimal Experiment Design in Poly Etch Process for Performance Improvement on Different Type Tool45 Ying Emily Lu, Wei William Guo and Chingluan Jenny Wu Semiconductor Manufacturing International Corporation, Shenzhen, China	I-23
A Reliability Study of a New Embedded Flash to Reduce Charge-Loss Issue49 Lingling Shao, Yong Atman Zhao, Wei Han and Wei-Ting Kary Chien Semiconductor Manufacturing International Corporation, Shanghai, China	I-26
Idle Recipe Automatic Control52 Weiwei Yan, Hongtao Qian, Zhiqian Liu and Jiuzhou Zhao Semiconductor Manufacturing International Corporation, Shanghai, P.R. China	I-28

Investigation of CMOS Image Sensor Dark Current Reduction by Optimizing I-30 Interface Defect.....55

Wuzhi Zhang¹, Zhengying Wei¹, Yansheng Wang¹, Wei Zhou¹, Chang Sun¹, Jun Qian¹ and Yuhang Zhao² ¹Haili Microelectronics Corporation, Shanghai, China ²Huahong Group, Shanghai, China

A Novel 25 V DDD NMOS Design in 500-700 V Ultra High Voltage BCD Process58 Donghua Liu ^{1,2} , Zhaozhao Xu ^{2,3} , Wenting Duan ² , Feng Jin ² ,Wenqing Yang ² , Huihui Wang ² , Jun Hu ² , Jiye Yang ² ,Wensheng Qian ² and David Wei Zhang ¹ ¹ State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China ² HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China ³ State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai, China	1-33
Metal-Electrode-Dependent Negative Photoconductance Response of the Nanoscale Conducting Filament in the SiO ₂ -Metal Stack63 T. Kawashima ^{1,2} , Y. Zhou ¹ , K. S. Yew ¹ , H. Z. Zhang ¹ and D. S. Ang ¹ School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore ² Corporate Manufacturing Engineering Center, Toshiba Corp., Isogo-ku, Yokohama, Japan	I-34
A Novel 25 V PLDMOS Design in 700 V BCD Process66 Donghua Liu ^{1,2} , Wenting Duan ² and Wensheng Qian ² ¹ State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China ² Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China	I-35
Application of Resist Profile Model and Resist-etch Model in Solving 28 nm Metal Resist Toploss69 Yiqun Tan, Weiwei Wu, Quan Chen and Shirui Yu Shanghai Huali Microelectronics Corporation, Shanghai, China	I-38
Depletion-Mode MOS Capacitor Modeling Investigation72 Chien-Lung Tseng and Yuan Sheng Wang Semiconductor Manufacturing International Corporation, Shanghai, China	I-40
Simulation on the Performance Comparison for Nanoscale SOI and Bulk Junctionless FinFETs75 Cheng-Kuei Lee, Jin-Yu Zhang and Yan Wang Department of Microelectronics and Nanoelectronics Tsinghua University, Beijing, China	I-41
Analysis and Modeling of Self-Heating Effect in Bulk FinFET78 Shawn Lin, SenSheng Li, Li Shen, Jianhua Ju and Shaofeng Yu Semiconductor Manufacturing International Corporation, Shanghai, China	I-42

Chapter II – Lithography and Patterning

Key Points in 14 nm Photolithographic Process Development, Challenges and Process II-20

Window Capability.....80 Qiang Wu Semiconductor Manufacturing International Corporation, Shanghai, China

An Offline Roughness Evaluation Software and its Application in Quantitative Calculation of Wiggling Based on Low Frequency Power Spectral Density Method86 Libin Zhang, Lisong Dong, Xiaojing Su, Yansong Liu, Lijun Zhao and Yayi Wei Institute of Microelectronics of Chinese Academy of Sciences (IMECAS), Beijing, China	II-1
Level-Set Based ILT With a Vector Imaging Model90 Yijiang Shen	II-22
School of Automation, Guangdong University of Technology, Guangzhou, China	
Data Analytics and Machine Learning for Design-Process-Yield Optimization in Electronic Design Automation and IC Semiconductor Manufacturing*93 Luigi Capodieci	II-45
Motivo Data Analytics, Sunnyvale, CA, USA	
Development of 250 W EUV Light Source for HVM Lithography*96 Taku Yamazaki, Hiroaki Nakarai, Tamotsu Abe, Krzysztof M Nowak, Yasufumi Kawasuji, Takeshi Okamoto, Hiroshi Tanaka, Yukio Watanabe, Tsukasa Hori, Takeshi Kodama, Tatsuya Yamagida, Yutaka Shiraishi, Takashi Saitou and Hakaru Mizoguchi <i>Gigaphoton Inc., Shinomiya Hiratsuka Kanagawa, Japan</i>	II-18
The Solutions for 3D-NAND Processes with Canon's Latest KrF Scanner100 Masanori Yamada, Hajime Takeuchi, Kazuhiko Mishima, Keiji Yoshimura and Kazuhiro Takahashi <i>Canon Inc., Utsunomiya, Tochigi, , Japan</i>	II-32
Application of OPE Master for Critical Layer OPE Matching103 Yuan Tao ¹ , Yifei Liu ¹ , Yuanzhao Ma ¹ , Zhenyu Yang ¹ , Chun Shao ¹ , Xuedong Fan ² , Junji Ikeda ³ and Koichi Fujii ³ ¹ Nikon Precision Shanghai, China ² Shanghai Huali Microelectronics Corporation, Shanghai, China ³ Nikon Corporation, Saitama-shi, Japan	II-13
DDR Process and Materials for NTD Photo Resist toward 1X nm Patterning and beyond*105	II-17
Shuhei Shigaki, Wataru Shibayama, Makoto Nakajima and Rikimaru Sakamoto Nissan Chemical Industries, Fuchu-machi, Toyama, Japan	
Novel EUV Resist Development for Sub-14 nm Half Pitch109 Koichi Fujiwara JSR Shanghai Co., Ltd., Shanghai, China	II-35
	TT 14
Advancement in Resist Materials for Sub-7 nm Patterning and Beyond111 Li Li ¹ , Xuan Liu and Shyam Pa ¹ ¹ Advanced Technology Development, GlobalFoundries, Malta, NY, USA	11-14
Design and Synthesis of Novel Directed Self-Assembly Block Copolymers for Sub-10 nm Lithography Application114	II-8

Jie Li, Xuemiao Li and Hai Deng Department of Macromolecular Science, State Key Laboratory of Molecular Engineering of Polymers, Fudan University, Shanghai, China

DOF Enhancement of 3bar PO Pattern in 28 nm Technology Node117 Bin-Jie Jiang, Shi-Rui Yu and Zhi-Biao Mao Shanghai Huali Microelectronics Corporation, Shanghai, China	II-2
The Incorporation of the Pattern Matching Approach Into a Post-OPC Repair Flow120 Yaojun Du Semiconductor Manufacturing International Corporation, Shanghai, China	II-4
Synthesis and Directed Self-Assembly of Modified PS-B-PMMA for Sub-10 nm Nanolithography123 Xuemiao Li, Jie Li and Hai Deng Department of Macromolecular Science, State Key Laboratory of Molecular Engineering of Polymers, Fudan University, Shanghai, China	II-9
Research of SMO Process to Improve the Imaging Capability of Lithography System for 28 nm Node and Beyond126 Haibin Yu, Yueyu Zhang, Binjie Jiang, Shirui Yu and Zhibiao Mao Shanghai Huali Microelectronics Corporation Shanghai, China	II-10
The Phenomena of Footing's Variation Caused by Oxidation of Nitrogen-containing Substrates129 Song Bai, Hanmo Gong, Chang Liu and Qiang Wu <i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	II-11
A Study of N-Induced Residue Defect on Gate Oxide after Lithography Rework132 Zhou Fang, Chang Liu and Zhoujun Pan Semiconductor Manufacturing International Corporation, Shanghai, China	II-19
Wafer Edge Treatment in Lithographic Process for Peeling Defect Reduction135 Xiaofeng Yuan, Qiang Zhang and Jing'an Hao Semiconductor Manufacturing International Corporation, Shanghai, China	II-23
Ultrapure Chemical Components for Next Generation Materials139 Hyun Yong Cho ¹ , Ram Sharma ² and Jeffrey D. Fogle ² ¹ Heraeus Korea Corp., Suwon, Republic of Korea ² Heraeus Precious Metal North America Daychem LLC, Vandalia, OH, USA	II-24
Extension of Photoresist Lifetime at Extreme Conditions142 Qiaoqiao Li, Weiming He and Huayong Hu Semiconductor Manufacturing International Corporation, Shanghai, China	11-25
Illumination Optimization for Lithography Tools OPE Matching at 28 nm Nodes145 Wuping Wang, Long Qin, Zhengkai Yang, Yulong Li, Zhibiao Mao and Yu Zhang <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	II-26

Investigation of Critical Dimension (CD) Variation Control on Unstable Substrate.....149 II-27

Xiaoyan Sun, Chang Liu and Lei Wu Semiconductor Manufacturing International Corporation, Shanghai, China

Diffraction-Based and Image-Based Overlay Evaluation for Advanced Technology Node152 Jian Xu, Long Qin, Qiaoli Chen, Hui Zhi, Yanyun Wang, Zhengkai Yang and Zhibiao Mao <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	II-29
BLOB Defect Solution for 28 nm Hole Pattern in 193 nm Topcoat-Free Immersion Lithography156 Dan Li, Biqiu Liu, Yulong Li, Zhengkai Yang, Zhibiao Mao and Yu Zhang <i>Huali Microelectronics Corporation, Shanghai, China</i>	II-30
Chapter III – Dry & Wet Etch and Cleaning	
The Study of Poly Gate Etching Profile, Micro Loading and Wiggling for NAND Flash Memory159 Zhuo-Fan Chen, Hai-yang Zhang and Yi-Ying Zhang Semiconductor Manufacturing International Corporation, Shanghai, China	III-10
Study of Poly Etch for Performance Improvement with Alternative Spin-On Materials in FinFET Technology Node162 Yan Wang, Qiuhua Han and Haiyang Zhang <i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	III-30
Challenges and Solutions of 28 nm Poly Etching165 Xiangguo Meng, Lian Lu, Fuhong Chen, Sifei Chan, Quanbo Li, Zhibiao Mao, Yu Zhang and Albert Pang <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	III-29
Dry Plasma Cleaning by Advanced HDRF Technology (High Density Radical Flux)168 Yannick Pilloux <i>Plasma-Therm LCC, St Petersburg, FL, USA</i>	III-40
Study and Solution of 28 nm AIO Etch Seal Ring Residue Issue170 Haibo Shen, Lei Sun and Quanbo Li <i>Shanghai Huali Microelectronics Corporation Shanghai, China</i>	III-33
A Study of Silicon Etch Process in Memory Process173 Rong-Yao Chang, Yi-Ying Zhang and Hai-Yang Zhang Semiconductor Manufacturing International Corporation, Shanghai, China	III-11
SiN Removal Process for Poly Damage Control in Memory Flash176 Jia Ren, Haiyang Zhang and Yiying Zhang Semiconductor Manufacturing International Corporation, Shanghai, China	III-32
The Loading Effect Study in Metal Hard-Mask All-In-One Etch With Double	III-12

Patterning Scheme179 Kefang Yuan, Junqing Zhou, Zhidong Wang, Minda_Hu, Qiyang He and Haiyang_Zhang Semiconductor Manufacturing International Corporation, Shanghai, China	
SADP Core Etching Performance Comparison for Different CCP Etchers182 Yibin Song, Haiyang Zhang and Yiying Zhang Semiconductor Manufacturing International Corporation, Shanghai, China	III-13
BARC Open In FinFET Technology Node184 Long-Juan Tang, Qiu-Hua Han and Hai-Yang Zhang Semiconductor Manufacturing International Corporation, Shanghai, China	III-14
Cavity Profile Control in Drie Process187 Wang Jing, Nie Miao, Jiang Zhongwei and Huang Yahui North Microelectronics CO., Beijing, China	III-15
Dummy Poly Removal in FinFET Technology Node189 Ruixuan Huang, Shiliang Ji and Qiuhua Han Semiconductor Manufacturing International Corporation, Shanghai, China	III-21
The Line Edge Roughness Improvement with Plasma Coating for 193 nm Lithography192 Erhu Zheng, Haiyang Zhang and Yiying Zhang <i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	III-24
The Study of Deep Trench Etch Process for PCRAM195 Yiying Zhang, Zhuofan Chen and Haiyang Zhang Semiconductor Manufacturing International Corporation, Shanghai, China	III-25
Improvement of the Pattern Wiggling Profile by PR treatment Methods198 Pan-pan Liu, Cheng-long Zhang and Hai-yang Zhang Semiconductor Manufacturing International Corporation, Shanghai, China	III-31
A Study of AA CD Uniformity Loading Optimization at 28 nm Node201 YiZheng Zhu, Lian Lu, Fuhong Chen, Sifei Chan, Quanbo Li, Yu Zhang and Albert Pang Shanghai Huali Microelectronics Corporation, Shanghai, China	III-34
Producer BARC Open Challenges and the Baseline Set Up for FinFET203 Song Huang, Ying Huang, Judy Wang and Qiang Ge <i>Applied Materials China, Shanghai, China</i>	III-36
Optimization of Wet Strip after Metal Hard Mask All-in-One Etch for Metal Void Reduction and Yield Improvement206 Yong Huang, Jialei Liu, Zhiyong Yang, Jing Zhao and Huanxin Liu Semiconductor Manufacturing International Corporation, Shanghai, China	III-43

Chapter IV – Thin Film, Plating and Process Integration

The Technology Trend of IC Manufacture During Post Moore's Era**.....209IV-42

Hanming Wu ¹ , Jin Kang ^{2,3} , Minhwa Chi ² , Xing Zhang ³ , Tong Feng ² and Poren Tang ² ¹ BriteIP Corporation, China	
² Semiconductor Manufacturing International Corporation, Shanghai & Beijing, China ³ Peking University, Beijing, China	
Fin Critical Dimension Loading Control by Different Fin Formation Approaches for FinFET Process216	IV-17
Qingpeng Wang, Gang Mao, Hai Zhao, Cheng Li, Fangyuan Xiao, Rex Yang and Shaofeng Yu	
Semiconductor Manufacturing International Corporation, Shanghai, China	
Fin Bending Mechanism Investigation for 14 nm FinFET Technology219 Cheng Li, Hai Zhao and Gang Mao	IV-18
Semiconductor Munufacturing International Corporation, Shanghat, China	
14nm Metal Gate Film Stack Development and Challenges*222 Jianhua Xu, Anni Wang, Jun He, Xuezhen Jing, Ziying Zhang and Beichao Zhang Semiconductor Manufacturing International Corporation, Shanghai, China	IV-10
Forming a More Robust Sidewall Spacer with Lower k (Dielectric Constant) Value*225 Tao Han, Man Gu, Stephan Grunow, Huang Liu, Sujatha Sankaran and Jinping Liu <i>Advanced Technology Development, GLOBALFOUNDRIES Inc., Malta, NY, USA</i>	IV-14
Review of Thin Film Porosity Characterization Approaches*228 Konstantin P. Mogilnikov ¹ , Dongchen Che ¹ , Mikhail R. Baklanov ^{1,2} , Kangning Xu ¹ and Kaidong Xu ¹	IV-39
¹ Leuven Instruments Co. Ltd (Jiangsu), Pizhou, Jiangsu, China ² North China University of Technology, Beijing, China	
The Application of the Smoluchowski Effect to Explain the Current-Voltage Characteristics of High-k MIM Capacitors232	IV-22
w.S. Lau Zhejiang University, Hangzhou, China	
The Study of the Impurity in HK Film235	IV-23
Yingming Liu, Qiuming Huang and Haifeng Zhou Shanghai Huali Microelectronics Corporation, Shanghai, China	
The Study of 28 nm BEOL Cu Gan-Fill Process238	IV-28
Yu Bao, Gang Shi, Lin Gao, Yanyan Zhang, Yingming Liu, Peng Tian, Fuchun Xi, Wei Hu, Ying Gao, Zhenhua Cai, Baojun Zhao, Zhigang Yang, Jianghua Leng, Haifeng Zhou and	
Shanghai Huali Microelectronics Corporation, Shanghai, China	
Nickel Silicide Anneal Process Research for 28 nm CMOS Node241 Zhanning Wan, Vinhus Chang and Jingyun Fang	IV-25
Shanghai Huali Microelectronics Corporation, Shanghai, China	
Tungsten Voids Improvement by Optimizing MOCVD-Tin Barrier Layer Plasma Treatment at 28 nm Technology Node245	IV-29

Lin Gao, Yanyan Zhang, Yu Bao, Bin Zhong, Yingming Liu, Kang Ye, Gang Shi, Haifeng

Zhou and Jingxun Fang Shanghai Huali Microelectronics Corporation, Shanghai, China	
Rotary Spatial Plasma Enhanced Atomic Layer Deposition – An Enabling Manufacturing Technology for μm-Thick ALD Films248 Sami Sneck, Mikko Söderlund, Markus Bosund, Pekka Soininen Beneq Oy, Espoo, Finland	IV-36
Passivation Quality and Electrical Characteristics for Boron Doped Hydrogenated Amorphous Silicon Film250 Ching-Lin Tseng ¹ , Yu-Lin Hsieh ¹ , Chien-Chieh Lee ³ , Hsiang-Chih Yu ² and Tomi T. Li ¹ ¹ Department of Mechanical Engineering, National Central University, Taoyuan, Taiwan ² Department of Energy Engineering, National Central University, Taoyuan, Taiwan ³ Optical Science Center, National Central University, Taoyuan, Taiwan	IV-15
Laser Spike Annealing and SiGe Dummy Pattern Layout Study to Improve Contact Misalignment Overlay Issue253 Guiying Ma and Tzuchiang Yu Semiconductor Manufacturing International Corporation, Shanghai, China	IV-1
Investigation of Intrinsic Hydrogenated Amorphous Silicon (A-Si:H) Thin Films on Textured Silicon Substrate With High Quality Passivation256 Min-Lun Yu ² , Yu-Lin Hsieh ¹ , Sheng-Kai Jou ¹ , Tomi T. Li ¹ and Chien-Chieh Lee ³ ¹ Department of Mechanical Engineering, National Central University, Taoyuan, Taiwan ² Department of Energy Engineering, National Central University, Taoyuan, Taiwan ³ Optical Science Center, National Central University, Taoyuan, Taiwan	IV-19
SiN/SiC _x N Stack Film as Cu Capping Layer in Cu/ULK Interconnect for 28LP259 Yi Hailan, Lei Tong, Kang Ye, Yongyue Chen, Wei Hu, Zhigang Yang, Haifeng Zhou and Jingxun Fang Shanghai Huali Microelectronics Corporation, Shanghai, China	IV-26
The Methodogy to Reduce Poly Bump Defect262 Junlong Kang, Xiaogong Fang, Xinhua Cheng, Huaming Luo, Jingxun Fang and Yu Zhang Shanghai Huali Microelectronics Corporation, Shanghai, China	IV-27
Residue Defect Study on Amorphous Silicon Film265 Zhiyong Yang, Jialei Liu, HuanxinLiu, Yonggen He and Yong Huang Semiconductor Manufacturing International Corporation, Shanghai, China	IV-43
Fabrication of Single Phase Transparent Conductive Cuprous Oxide Thin Films By Direct Current Reactive Magnetron Sputtering268 Ruijin Hong, Jinxia Wang, Chunxian Tao and Dawei Zhang Engineering Research Center for Optical Instruments and System, University of Shanghai for Science and Technology, Shanghai, China	IV-44

Chapter V – CMP and Post-Polish Cleaning

Study on the Defect of Post Cleaning Step after W CMP and its Improving Solution.....274 V-5

Zigui Cao, Jun Kang, Hao Huang and Hui Wang Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China	
Abrasive Particle Trajectories and Material Removal Non-Uniformity During Chemical Mechanical Polishing277 Vahid Rastegar and S.V. Babu Center for advanced Material Processing, Clarkson University, Potsdam, NY, USA	V-9
CMP Slurry Metrology to Meet the Industry Demand*280 Rashid Mavliev <i>Ipgrip Inc, Campbell, CA, USA</i>	V-23
Challenges in Chemical Mechanical Planarization Defects of 7 nm Device and its Improvement Opportunities*283 Ji Chul Yang , Dinesh Penigalapati, Tai Fong Chao, Wen Yin Lu and Dinesh Koli <i>GLOBALFOUNDRIES, Malta, NY, USA</i>	V-12
SiOC CMP Developed and Implemented in 7 nm and Beyond286 Haigou Huang, Taifong Chao, Ja-Hyung Han, Dinesh Koli and Qiang Fang GLOBALFOUNDRIES, Malta, NY, USA	V-7
Impact of Wafer Transfer Process on STI CMP Scratches*290 Fan Bai, Zhijie Zhang, Jia Wang and Hongdi Wang Semiconductor Manufacturing International Corporation, Beijing, China	V-16
Research and Solution of STI CMP Dishing and Uniformity Improve for 28LP294 Lei Zhang, Junhua Yan, Kun Chen, Wenbin Fan, Yefang Zhu and Jingxun Fang <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	V-19
A New Acidic ILD Slurry Formulation for Advanced CMP296 <i>Yi Guo, Arun Reddy, David Mosley and Robert Auger</i> <i>Dow Electronic Materials, CMP Technologies, NJ, USA</i>	V-22
Settling of Colloidal Silica Particles in CMP Slurry: Monitoring, Effect, and Handling299 Jie Lin and W. Scott Rader <i>Fujimi Corporation, Tualatin, Oregon, USA</i>	V-4
Outsourced CMP for Rapid Development and Efficient Manufacturing*302 Robert L. Rhoades Entrepix, Inc., Phoenix, AZ, USA	V-13
Process Stability and Tool Capacity Improvement with 150 mm Profiler and 200 mm Contour Heads305 Yanghua He ¹ , Michael Lube ¹ and Jamie Leighton ² ¹ Process Engineering, Qorvo, Inc., Richardson, Texas, USA ² Applied Global Services, Applied Materials, Santa Clara, CA, USA	V-25
Optimization of Slurry and Process Parameter on Chemical Mechanical Polishing of Cr-Doped Sb₂Te₃ Thin Film309 Ruifang Huo, Fang Wang, Yulin Feng, Yemei Han, Yujie Yuan and Kailiang Zhang School of Electronics Information Engineering, Tianjin University of Technology, Tianjin,	V-20

China

Study of Weakly Alkaline Slurry for Copper Barrier CMP on Manufacture Platform...313 V-26 Jin Kang^{1,2}, Hanming Wu², Xing Zhang¹, Qiang Li², Jun Ge², Tong Feng², Ziqing Yin² and Liu Yuling³

¹Peking University, Beijing, China

²Semiconductor Manufacturing International Corporation, Shanghai and Beijing, China ³Institute of Microelectronics, Hebei University of Technology, Tianjin, China

Chapter VI – Metrology, Reliability and Testing

A System Qualification Platform for FPGA Board Level Testing and Automated Regression316	VI-32
Yibin Sun and Ping Chen	
Lattice Semiconductor (Shanghai) Co., LTD. Shanghai, China	
Two Indirect Methodologies for Testing FPGA Intrinsic Programmable Logic Cell Timing Performance320	VI-41
Hongpeng Han Lattice Semiconductor Corporation, Shanghai, China	
A Statistically Robust Methodology for Optimized Sample Size Determination for FPGA Post-Silicon Validation324 Weijun Oin	VI-6
Lattice Semiconductor, Shanghai, China	
Using VerilogA for Modeling of Single Event Current Pulse: Implementation and Application327 Jia Liu ¹ , Yusen Qin ² , Tiehu Li ³ , Yuxin Wang ¹ , Weidong Yang ¹ , Jun Liu ¹ and Ruzhang Li ¹ ¹ Science and Technology on Analog Integrated Circuit Laboratory, Chongqing, China ² Chongqing Nan'an Power Supply Bureau, Nan'an District, Chongqing, China ³ No.24 Institute, China Electronics Technology Group Corp., Chongqing, China	VI-12
Finger Print Sensor Molding Thickness None Destructive Measurement With Terahertz Technology330 Longhai Liu ¹ , Haitao Jiang ² , Ying Wang ² , Qinghua Shou ² , Jianhua Xie ¹ and Yaqi Lu ¹ ¹ Advantest (China) Co., Shanghai, China ² Amkor Assembly & Test (Shanghai) Co., Shanghai, China	VI-25
High Efficiency Test System for Envelope Tracking Power Amplifier333 Feifan Du ¹ and Hui Yu ² ¹ Department of Electronic Engineering, Shanghai Jiao Tong University, National Instruments China ² Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai, China	VI-38
Effective Method to Automatically Measure the Profile Parameters of Integrated Circuit From SEM/TEM/STEM Images336	VI-2

Xiaolin zhang ¹ , Zubiao Fu ¹ , Yi Huang ² , Alien Lin ² , Yaoming Shi ¹ and Yiping Xu ¹ ¹ Raintree Scientific Instrument (Shanghai) Corporation, Shanghai 201203, China ² Semiconductor Manufacturing International Corporation, Shanghai, China	
Measurement of Nanoscale Grating Structure by Mueller Matrix Ellipsometry339 Shiqiu Cheng, Fengjiao Zhong, Huiping Chen, Yutao Jia, Yaoming Shi and Yiping Xu Raintree Scientific Instruments (Shanghai) Corporation, Shanghai, China	VI-7
The Study and Investigation of Inline E-Beam Inspection for 28 nm Process Development342 Yin Long ^{1,2} , Rongwei Fan ² , Hunglin Chen ² and Haihua Li ¹ ¹ School of Microelectronics, Shanghai Jiao Tong University, China	VI-39
² Shanghai Huali Microelectronics Corporation, Shanghai, China	
Stress Control Metrology in Epitaxy345 Yang Song, Pengwei Fan and Yi-Shi Lin	VI-18
semiconaucior Manujaciuring International Corporation, Shanghai, China	
Low Frequency Noise Characterization of 22 nm PMOS Featuring with Filling W Gate Using Different Precursors348	VI-9
Liang He ^{1,2,4} , Eddy Simoen ^{1,3} , Cor Claeys ^{1,2} , Guilei Wang ⁵ , Jun Luo ⁵ , Chao Zhao ⁵ , Junfeng Li ⁵ , Hua Chen ⁴ , Yin Hu ⁴ and Xiaoting Qin ⁴ ¹ Imec, Leuven, Belgium	
 ²Dept. Electrical Engineering, KU Leuven, Leuven, Belgium ³Dept. Solid State Sciences, Ghent University, Gent, Belgium ⁴School of Advanced Materials and Nanotechnology, Xidian University, Xi'an, China ⁵Key laboratory of Microelectronic Devices & Integrated Technology, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China 	
Exploration of Poly Irms Based on 40nm Technology Node351 Xiang Fu Zhao, Wei Ting Kary Chien and Kelly Yang <i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	VI-3
Effect of High Temperature Storage on Fan-Out Wafer Level Package Strength353 Cheng Xu ^{1,2} , Z.W. Zhong ¹ and W.K. Choi ²	VI-31
¹ , School of Mechanical & Aerospace Engineering, Nanyang Technological University, Singapore ² ICET STATS ChinPAC Pte Ltd. Singapore	
veli sinis empirie i ce liu, singupore	
Effects of Copper Line-Edge Roughness on TDDB at Advanced Technology Nodes of 28 nm And Beyond356	VI-14
Dongyan Tao, Jinling Xu, Yanhui Sun, Wei-Ting Kary Chien, JS Chen and Guan Zhang Semiconductor Manufacturing International Corporation, Beijing, China	
Study of Safe Operating Area and Improvement for Power Management Integrated Circuit359	VI-15
Sarah Zhou, Yongliang Song, Kary Chien and Canny Chen Semiconductor Manufacturing International Corporation, Shanghai, China	
Using Static Voltage Propagation Approach to Assist Full Chip LUP and TDDB	VI-23

Physical Verification.....362 Yi-Ting Lee and Frank Feng *Mentor Graphics Corp, Wilsonville, OR, USA*

Deep Level Investigation of InGaAs on InP Layer365 Chong Wang ^{1,2,4} , Eddy Simoen ^{1,3} , Alian AliReza ¹ , Sonja Sioncke ¹ , Nadine Collaert ¹ , Cor Claeys ^{1,2} and Wei Li ⁴ ¹ Imec, Leuven, Belgium ² KU Leuven, EE Dept., Leuven, Belgium ³ Dept. Solid State Sciences, Ghent University, Gent, Belgium ⁴ University of Electronic Science and Technology of China, School of Optoelectronic Information, Chengdu, China	VI-24
Practical Wafer Level Threshold Voltage Stability Measurement Methodology for the Fast Evaluation of Flash Technology369 Gang Niu, Wei-Ting Kary Chien, Jack_Chen, Dennis Zhang, Susie Yu, Daniel Zhao, Silvia Duan, Ming_Li and Alicia_Ding Semiconductor Manufacturing International (Tianjin) Co, Xi Qing Econ. Dev. Area, China	VI-4
GDI Failure Mechanism Investigation and Improvement in HK Process372 Lingxiao Cheng, Lijuan Yang and Kai Wang Semiconductor Manufacturing International Corporation, Shanghai, China	VI-10
Highly Effective Low-k Dielectric Test Structures and Reliability Assessment for 28 nm Technology Node and Beyond375 Zhijuan Wang, Yueqin Zhu, Kai Wang, Yuzhu Gao and Wei-Ting Kary Chien Semiconductor Manufacturing International Corporation, Shanghai, China	VI-11
Fail Mechanism of Program Disturbance for Erase Cells Vt Positive Shift in NAND Flash Technology378 Chunmei Zou ¹ , Yong Zhao, Wei-Ting Kary Chien and Junyao Tang Semiconductor Manufacturing International Corporation, Shanghai, China	VI-17
The Research of Intelligent Feedback Mechanism Between Document Control and Production System381 Zhou Zhenlin and Guo Yingying <i>Semiconductor Manufactory International Corporation, Tianjin, China</i>	VI-1
A Study on Problem Solving Strategy Using Experiment of Design386 Xinyuan Ji and Sheng Kang Semiconductor Manufactory International Corporation, Shanghai,, China	VI-13
Improvement on the Stress Migration in Tungsten-Plug Via392 Juan Wen, Wei-Ting Kary Chien, Guan Zhang and Yanhui Sun Semiconductor Manufactory International Corporation, Shanghai,, China	VI-16
High-k Metal Gate In-line Measurement Technique Using XPS395 Yang Song, Yi Huang and Yi-Shi Lin Semiconductor Manufactory International Corporation, Shanghai,, China	VI-19

Application Study of Qmerit Function on Overlay Accuracy Verification398 Huayong Hu, Lei Ye, Qiaoqiao Li, Weiming He and Zhicheng Liu Semiconductor Manufactory International Corporation, Shanghai,, China	VI-36
Optimization for the Measurement Parameters of CD SEM for Several Specific Situations401 Hanmo Gonga, Song Bai, Qian Ren and Qiang Wu Semiconductor Manufactory International Corporation, Shanghai,, China	VI-43
Systematic maintenance and applications of failure modes and effects analysis (FMEA) in semiconductor manufacturing404 Hongtao HT Qian, Ziqian Javaer Liu, Yuhong Betsy Xu Corporate Quality & Reliability Center, Semiconductor Manufacturing International Corporation, Shanghai, China	VI -5
Investigation of multiple soft breakdown during time-dependent dielectric beakdown408 Qiwei Wu, Binfeng Yin, Ke Zhou, Jiong Wang, Jinde. Gao <i>Huali Microelectronics Corporation, Shanghai, China</i>	VI-21
Chapter VII – Packaging and Assembly	
Technology Advancement of Laminate Substrates for Mobile, IoT and Automotive Applications*411 Ken Lee, Min Sung Kim, Peter Shim, Ica Han, Jack Lee, Jeffery Chun and Samuel Cha <i>Simmtech Co., Ltd., Cheongju, Republic of Korea</i>	VII-32
High-Bandwidth IC Interconnects with Silicon Interposers and Bridges for 3D Multi- Chip Integration and Packaging415 Boping Wu Intel Research, Hillsboro, OR, USA	VII-7
Development of Wafer Level Hybrid Bonding Process Using Photosensitive Adhesive and Cu Pillar Bump418 Mingjun Yao ¹ , Daquan Yu ² , Ning Zhao ¹ , Jun Fan ² , Zhiyi Xiao ² and Haitao Ma ¹ ¹ Dalian University of Technology, Dalian, China ² Huatian Technology Electronics, Kunshan, China	VII-23
Novel Leveling Materials for Copper Deposition in Advanced Packaging421 Tao Ma, Jiang Wang, Zifang Zhu and Peipei Dong Shinhao Materials LLC, Suzhou, Jiangsu, China	VII-10
Production-scale Flux-free Bump Reflow Using Electron Attachment424 C. Christine Dong ¹ , Richard E. Patrick ¹ , Gregory K. Arslanian ¹ , Tim Bao ¹ , Kail Wathne ² , and Phillip Skeen ² ¹ Air Products and Chemicals, Allentown, PA, USA ² Sikama International, Inc., Santa Barbara, CA, USA	VII-15

Fine Feature Solder Paste Printing for SIP Applications*.....427VII-38

Sze-Pei Lim, Kenneth Thum and Andy Mackie Indium Corporation, Malaysia/USA

Investigation of Thermal Interface Materials Reinforced with Micro- and Nanoparticles432 VII Kamil Janeczek ¹ , Aneta Araźna ¹ , Yan Zhang ² , Shiwei Ma ² , Janusz Sitek ¹ and Jingyu Fan ³ , Johan Liu ^{2,4} and Krzysztof Lipiec ¹ ¹ <i>Tele and Radio Research Institute, Warsaw, Poland</i> ² <i>SMIT Center, Shanghai University, Shanghai, China</i> ³ <i>SIAMM, Shanghai University, Shanghai, China</i> ⁴ <i>MC2, Chalmers University of Technology, Gothenburg, Sweden</i>	I-2
A Fast and Low-Cost TSV/TGV Filling Method435VII-Jiebin Gu, Bingjie Liu, Heng Yang and Xinxin LiShanghai Institute of Microsystem and Information Technology, Shanghai, ChinaVII-	-16
Development of Plating Resist for FO-WLP438VII-Kenji OkamotoAdvanced Electronic Materials Laboratory, JSR Corporation, Yokkaichi, Japan	-12
In-Situ TEM Observation of IMC Evolution at Atomic Scale*440VII-Chaolun Wang and Xing WuDept. of Electrical Engineering., East China Normal University, Shanghai, ChinaVII-	-37
The Study on the Moldability and Reliability of Epoxy Molding Compound443 VII Wei Tan ¹ , Hongjie Liu ¹ , Yangyang Duan ¹ , Lanxia Li ¹ , Xingming Cheng ¹ , Dong-en zhang ² and Junyan Gong ² ¹ Jiangsu HHCK Advanced Materials Co., Ltd., Lianyungang, Jiangsu, China ² Dept. of Chemical Engineering, Huaihai Institute of Technology, Lianyungang, China	I-4
High Productivity PVD Solution for an Ever-Evolving Advanced Packaging Industry446 VI Frantisek Balon, Patrick Carazzetti, Juergen Weichart, Mohamed Elghazzali and Mike Hoffmann <i>Evatec Ltd., Trübbach, Switzerland</i>	I-5
Electrostatic Discharge Failure Control of IC Package by Epoxy Molding CompoundVIModification449Byung-Seon Kong, Sang-Sun Lee, Da Eun Lee, Hyung Ouk Choi and Hyun Woo Kim <i>Central Research Institute, KCC Corporation, Yongin, Republic of Korea</i>	I-8
New Enabling Laser Applications in Advanced Chip Packaging *452 VII- Dirk Müller ¹ , John Kennedy ¹ , Dietrich Tönnies ² and Rainer Pätzel ¹ VII- ¹ Coherent Inc., Santa Clara, CA, USA ² Coherent-Rofîn GmbH, Bergkirchen, Germany ³ Coherent Laser Systems GmbH & Co. KG, Göttingen, Germany	-11
Multi Beam Full Cut Dicing of Thin Si IC Wafers456VII-Jeroen van Borkulo, Richard van der Stam, Won Chul Jung and Paul Verburg ASMPT Laser Separation International B.V., Beuningen. The NetherlandsVII-	-20
Morphology Control of Copper Nanomaterials for IC Bonding460VII-Jiayue Wen, Yanhong Tian and Zhi JiangVII-	-17

State Key Lab of Advanced Welding and Joining, Harbin Institute of Tech., Harbin, China	
Latest Material Technologies for Fan-Out Wafer Level Package463 Itaru Watanabe, Masaya Kouda, Koji Makihara and Hiroki Shinozaki Sumitomo Bakelite Co., Ltd. Nogata-City, Fukuoka-Pref, Japan	VII-14
Using DOE to Improve COB Bonbability466 Wei Xin*, Sherry Chen and Wei-Ting Kary Chien Semiconductor Manufactory International Corporation, Shanghai,, China	VII-3
Study of White Epoxy Molding Compound for LED Bracket471 Hongjie Liu ¹ , Wei Tan ¹ , Lanxia Li ¹ , Xiaojuan Jiang ¹ , Liang Cui ¹ , Yangyang Duan ¹ , Xingming Cheng ¹ , Dongen Zhang ² and Yuhui Luo ² ¹ Jiangsu HuaHaiChengKe Advance materials Co. Ltd., Lianyungang, China ² Department of Chemical Engineering, Huaihai Institute of Technology, Lianyungang, China	VII-6
Chapter VIII – MEMS, Sensors and Emerging Semiconductor Technologi	es
Novel Electron Devices Based on Laser Scribed Graphene*474 Lu-Qi Tao ¹ , Dan-Yang Wang ¹ , He Tian ² , Ning-Qin Deng ¹ , Yi Yang ¹ and Tian-Ling Ren ¹ ¹ Institute of Microelectronics & Tsinghua National Laboratory for Information Science and Technology (TNList), Tsinghua University, Beijing, China ² Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA	VIII-16
Materials Screening Workflow Methodologies for Metal Oxides and Chalcogenides for Use in Novel Devices*478 Tony Chiang, Karl Littau, Stephen L. Weeks, Ashish Pal, Vijay Narasimhan, Greg Nowling, Michael Bowes, Sergey V. Barabash and Dipankar Pramanik Intermolecular, Inc., CA, USA	VIII-23
Neutral Beam Technology for Future Nano-device*482 Seiji Samukawa Advanced Institute for Materials Research, Tohoku University Innovative Energy Research Center, Institute of Fluid Science, Tohoku University, Sendai, Miyagi, Japan	VIII-1
8 Inches Monolithic CMOS-MEMS Manufacturing Platforms for Consumer Products485 Wai Soon and Liew Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China	VIII-6
Thin-film Processing of "Exotic" Phase-Change and Ferroelectric Materials for IoT Applications*489 K. Suu, I. Kimura, H. Kobayashi, Y. Miyaguchi, T. Masuda, Y. Kokaze and T. Jimbo ULVAC, Inc., Hagisono, Chigasaki, Kanagawa, Japan	VIII-17
Wafer Size MoS ₂ with Few Monolayer Synthesized By H ₂ S Sulfurization493	VIII-25

²Center for Nano Science technology, National Cheng Kung University Tainan, Taiwan ³Industrial Technology Research Institute, Hsinchu, Taiwan **VIII-26** Buffer-Optimized Improvement in RF Loss of AlGaNGaN HEMTs on 4-Inch Silicon (111).....496 Tien Tung Luong¹, Franky Lumbantoruan¹, Yen-Yu Chen¹, Yen-Teng Ho¹, Yueh-Chin Lin¹, Shane Chang¹ and Edward-Yi Chang^{1,2} ¹Department Materials Science and Engineering, National Chiao Tung University, Hsinchu, Taiwan ²Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan Sputter Deposition Technology for Al_(1-X)Sc_xN Films with High Sc Concentration.....499 VIII-2 Bernd Heinz¹, Stefan Mertin², Oliver Rattunde¹, Marc Alexandre Dubois³, Sylvain Nicolay³, Gabriel Christmann³, Maurus Tschirky¹ and Paul Muralt² ¹Evatec AG, Trübbach, Switzerland ²Electroceramic Thin Films Group, Ecole Polytechnique Fédérale de Lausanne, Switzerland ³CSEM SA, Neuchâtel, Switzerland A 10 Bit Analog Counter in SPAD Pixel.....502 VIII-3 Bin Li¹, Yue Xu^{1,2} and RuiMing Luo¹ ¹College of Electronic Science & Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China ²National and Local Joint Engineering Laboratory of RF Integration and Micro-assembly Technology Nanjing, China Controllable Shrinking of Silicon Oxide Nanopores by High Temperature Annealing...505 **VIII-19** Jian Chen¹, Tao Deng², Zewen Liu³ and Haizhi Song¹ ¹Department of Laser Photoelectric Technology, Southwest Institute of Technical Physics, Chengdu, China ²School of Electronic and Information Engineering, Beijing Jiaotong University, Beijing, China ³Institute of Microelectronics, Tsinghua University, Beijing, China **VIII-24** A Novel Dual-Frequency Terahertz Antenna in Standard CMOS Technology.....508 Jingyu Peng, Xiaoli Ji, Xingxing Zhang, Yiming Liao and Feng Yan Institute of the electronic Science and Engineering, Nanjing University, Nanjing, China VIII-11 Multi-Sensory Combined Integrated Low Power Tunable-Gain Interface Circuit.....511 Chun-Te Tung and Kuei-Ann Wen National Chiao Tung University, Hsinchu, Taiwan

Yen-Teng Ho¹, Yung-Ching Chu¹, Lin-Lung Wei¹, Tien-Tung Luong¹, Chih-Chien Lin²,

¹Department of Materials Science and Engineering, National Chiao Tung University,

Chun-Hung Cheng², Hung-Ru Hsu³, Yung-Yi Tu¹ and Edward Yi Chang¹

Hsinchu, Taiwan,

Chapter IX – Circuit Design, Systems and Applications

TSV Inductor Optimization and Its Design Implication*515	IX-27
¹ College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou,	
China ² School of Microelectronics, Xidian University, Xian 710126, Xian, China	
Energy Efficient SoC Power Delivery Using Fully-Integrated Voltage Regulators with High-Frequency Switch Control*519 Boping Wu <i>Intel Research, Hillsboro, OR, USA</i>	IX-8
Geometry Effect with Respect to ESD and Radiative Charged Particles in SoC522 CZ. Chen ¹ and David Y. Hu ² ¹ Qualchip Technologies, Inc., Wuxi, Jiangsu, China ² MetroSilicon Microsystems, Kunshan, Jiangsu, China	IX-16
A Low Noise SPAD Pixel Array with Analog Readout Method525 Ruiming Luo ¹ , Yue Xu ^{1,2} and Bin Li ¹ ¹ College of Electronic Science & Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China ² National and Local Joint Engineering Laboratory of RF Integration and Micro-assembly Technology, Nanjing, China	IX-10
A Novel FMEA Tool Application in Semiconductor Manufacture528 Lijuan Sun, Liping Peng, Guihong Deng and Kary Chien Semiconductor Manufacturing International Corporation, Shanghai, China	IX-9
Ka-Band Low Noise Amplifier Using 70 nm MHEMT Process for Wideband Communication532 Xu Cheng, Liang Zhang and Xianjin Deng Microelectronic and Terahertz Research Center, CAEP, Chengdu, China	IX-11
Design of K/Ka-Band Passive HEMT SPDT Switches with High Isolation534 Liang Zhang ^{1, 2} , Xu Cheng ^{1, 2} , Xianjin Deng ^{1, 2} and Xinxin Li ¹³ ¹ Institude of Electronic Engineering, China Academy of Engineering Physics, Mianyang Sichuan, China ² Microsystem and Terahertz Research Center, China Academy of Engineering Physics, Chengdu Sichuan, China ³ Patent Examination Cooperation Center of The Patent Office, SIPO, Sichuan, Chin	IX-12
The Multi-Segment Adaptive Control of the High Temperature Heat Source in a MOCVD Vacuum Reactor537 Jung- Ching Chiu ¹ , Chih-Kai Hu ² , Pi-Cheng Tung ² and Tomi T. Li ² ¹ Graduate institute of Opto- Mechatronics Engineering, National Central University, Taoyuan, Taiwan ² Department of Mechanical Engineering, National Central University, Taoyuan, Taiwan	IX-5

Hybrid thermal aware reconfigurable 3D IC with dynamic power gating architecture.....541 IX-6 Chun-chen Liu¹, Yilei Li², Yuan Du2, Li Du2 and Tianchen Wang^{3*} ¹University of California, Los Angeles, USA

² Kneron, Inc., San Diego, California, USA ³ University of Notre Dame, Notre Dame, Indiana, USA	
The Application of a Heating Baffle in a High Temperature Vacuum Reactor544 Kuei-Fang Chen ¹ , Jun-Ching Chiu ¹ , Chih-Kai Hu ² , Tomi T. Li ² and Pi-Chen Tung ² ¹ Department Opto-Mechanical Engineering, National Central University, Taoyuan, Taiwan ² Department of Mechanical Engineering, National Central University, Taoyuan, Taiwan	IX-7
Evaluation of Ultra-Low Power Tunneling Field Effect Transistor Power Management Unit547 Haifang Lu, Xin'an Wang, Jipan Huang, Zhiqiang Yang, Yuqian Huang and Jijia Guo <i>The Key Laboratory of Integrated Micro-system Science and Engineering Applications,</i> <i>Peking University Shenzhen Graduate School, Shenzhen, China</i>	IX-1
Design and Implementation of a Digital HBC Coordinator for Body Area Network550 Ying Zhang ¹ , Hao Chen ¹ , Zhongmin Lin ¹ , Xin-an Wang ¹ and Xing Zhang ² ¹ The Key Lab of Integrated Microsystems Peking University Shenzhen Graduate School, Shenzhen, China ² Institute of Microelectronics, Peking University, Beijing, China	IX-2
The Design and Implementation of a Reconfigurable Convolution Operator Based on APU553 Yuqian Huang, Jipan Huang, Xin'an Wang, Zhiqiang Yang, Haifang Lu and Miren Tian <i>The Key Laboratory of Integrated Micro-system Science and Engineering Applications,</i> <i>Peking University Shenzhen Graduate School, Shenzhen, China</i>	IX-3
A Novel OLED-On-Silicon Microdisplay Drive Circuit with The Digital Analog Hybrid Scan Strategy556 Yongnan Chu, Tingzhou Mu, Yuan Ji, Yunsen Yu, Feng Ran and Jiao Li Microelectronic Research and Development Center, Shanghai University, Shanghai, China	IX-13
A Concise and Precise Model of the Gate Delay for EDA Simulation559 Zhipeng Yue, Zhuoquan Huang, Dihu Chen and Tao Su School Electronics and Information Technology, Sun Yat-sen University, Guangzhou, China	IX-14
Design of a Novel AC LED Driver with No Current Glitch Based on Soft Switching Operation562 Yang Boxin , Liang Zhiming, Wu Zhaohui and Li Guoyuan School of Electronic and Information Engineering, South China University of Technology Guangzhou, China	IX-15
High-Performance Single-Phase Full-Bridge Inverter Using Gallium Nitride Field Effect Transistors567 Chih-Chiang Wu ¹ and Shyr-Long Jeng ² ¹ Department of Mechanical Engineering, National Chiao Tung University, Hsinchu, Taiwan ² Department of Electrical and Electronic Engineering, Ta Hua University of Science and Technology Hsinchu, Taiwan	IX-17

The Air Quality Evaluation Based on Gas Sensor Array570	IX-18
Chang-Yong Chiu and Zhun Zhang	
College of Optoelectronic Engineering, Shenzhen University, Shenzhen, China	
Design and Implementation of a High Quality R-Peak Detection Algorithm575	IX-19
Design und imprementation of a ringh Quanty it i can Detection ringoritanimate re	
Zhongmin Lin, Bo Wang, Hao Chen, Ying Zhang and Xin-An Wang	
Zhongmin Lin, Bo Wang, Hao Chen, Ying Zhang and Xin-An Wang The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School,	