

2016 IEEE Hot Chips 28 Symposium (HCS 2016)

**Cupertino, California, USA
21-23 August 2016**



**IEEE Catalog Number: CFP16HCS-POD
ISBN: 978-1-5090-6209-6**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.


****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16HCS-POD
ISBN (Print-On-Demand):	978-1-5090-6209-6
ISBN (Online):	978-1-5090-6208-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com



Tutorial Day

Sunday, August 21, 2016

9:00 am	Tutorial 1	Using Next Generation Memory Technologies DRAM and Beyond
9:00 – 9:10	Introduction	Vidya Rajagopalan
9:10 – 9:45	Memory as We Approach a New Horizon 1	Thomas Pawlowski, Micron Technology
9:45 – 10:15	The Future of Graphic and Mobile Memory for New Applications ..13	Jim Kim, Samsung
11:15 – 11:35	BREAK	
11:35 – 11:10	The Era of High Bandwidth Memory 26	Kevin Tran, SK Hynix
11:10 – 11:45	HBM Package Integration: Technology Trends, Challenges and Applications 37	Suresh Ramalingam, Xilinx
11:45 – 12:15	Memory Technology and Applications 46	Allen Rush, AMD
12:15 – 12:30	Q & A Panel	
12:30 – 1:45	Lunch	
1:45 pm	Tutorial 2	3D Depth for Consumers: From Sensors to Apps
1:45 – 2:00	Intro: 3D Sensors for the Rest of Us 53	Larry Yang, Google
2:00 – 2:30	VR and AR Anytime and Everywhere: Contributions of PMD Depth Sensing to an Evolving Ecosystem 60	Bernd Buxbaum, PMD Tech
2:30 – 3:00	“Speaking in Volumes”: Volumetric Data 70 Acceleration for Dense SLAM	David Moloney, Movidius
3:00 – 3:30	Inuitive Breakthrough Solution for AR and VR Worlds 80	Dor Zepeniuk, Inuitive
3:30 – 3:45	BREAK	
3:45 – 4:15	3D Reconstruction with Tango 87 Mobile 3D Capture for Professional	Ivan Dryanovs, Google
4:15 – 5:00	Applications 99	Rafael Spring, DotProduct

5:00 – 6:00

Reception



28

Conference Day 1 Monday, August 22, 2016

9:30 – 9:45am	Introductory Remarks	
9:45 – 11:15am	Session 1	GPUs & HPCs
	The Bifrost GPU architecture and the ARM Mali-G71 GPU 118 Pascal GPU with NVLink 134 ARMv8-A Next Generation Vector Architecture for HPC 146	Jem Davies, ARM John Danskin, Denis Foley, NVIDIA Nigel Stephens, ARM
11:15 – 11:45am	Break	Poster presentations
11:45 – 12:45pm	Session 2	Mobile
	Helio X20: The First Tri-Gear Mobile SoC with CorePilotTM 3.0 Technology 162 Samsung's Exynos M1 Processor 174	David Lee, Mediatek Brad Burgess, Samsung
12:45 – 2:15pm	Lunch	
2:15 – 3:00pm	Keynote 1	Mixed Reality Nick Baker, Microsoft
3:00 – 4:00pm	Session 3	Low Power SoC
	Design and Development of a an Ultra-Low Power x86 MCU Class SoCs 183 Introducing "PARKER" Next Generation Tegra System-on-Chip 198	Peter Barry, Intel Andi Skende, NVIDIA
4:00 – 4:30pm	Break	Poster presentations
4:30 – 6:00pm	Session 4	Vision & Imaging
	From Model to FPGA: Software-Hardware Co-Design for Efficient Neural Network Acceleration 207 The path to Embedded Vision and AI using a low power Vision DSP 221 High Performance DSP for Vision, Imaging and Neural Networks 235	Song Yao, Deepphi and Tsinghua University Yair Siegel, CEVA Greg Efland, Cadence
6:00 – 7:30 pm	Reception	


Platinum				
Gold				



Conference Day 2 Tuesday, August 23, 2016

8:30 – 10:00am	Session 5	Interconnects
	A 16nm 256-bit Wide 89.6GByte/s Total Bandwidth In-Package 250 Interconnect with 0.3V Swing and 0.062pJ/bit Power in InFO Package 100Gbit/s, 120km, PAM 4 Based Switch to Switch, Layer 2 Silicon Photonics based Optical Interconnects for Datacenters 266 Intel Omni-Path 4.8 Tbps Switch ASIC and Platform 275	Mu-Shan Lin, TSMC Radhakrishnan Nagarajan, Sudeep Bhoja, InPhi , Tom Issenhuth, Microsoft James Kunz, Intel
10:00 – 10:30am	Break	Poster presentations
10:30 – 12:00pm	Session 6	Emerging Embedded
	A “Zero-displacement” Active Ultrasonic Force Sensor for Mobile Applications 284 Quantum Dot-Based Imagers for Multispectral Cameras and Sensors 294 Clearmotion: Building the World’s First Super Active Suspension System 309	Sam Sheng, Sentons Emanuele Mandelli, InVisage Shakeel Avadhany, Levant
12:00 – 1:15pm	Lunch	
1:15 – 2:15pm	Keynote 2	Are We There Yet? Silicon in Self-Driving Cars
		Daniel Rosenband, Google
2:15 – 3:15pm	Session 7	Multicore Research
	Piton: A 25-core Academic Manycore Research Processor 319 KiloCore: A 32 nm 1000-Processor Array 338	Michael McKeown, Princeton University Brent Bohnenstiehl, UC Davis
3:15 – 3:45pm	Break	Poster presentations
3:45 – 5:15pm	Session 8	Dealing with Big Data
	Embedded Deep Neural Networks: “The Cost of Everything and the Value of Nothing” 350 Software in Silicon in the Oracle SPARC M7 Processor 360 SDA: Software-Defined Accelerator for General-Purpose Big Data Analysis System 376	David Moloney, Movidius Kathirgamar Aingaran & David Lutz, Oracle Jian Ouyang, Wei Qi, Yong Wang, Yichen Tu, Jing Wang, Bowen Jia, Baidu
5:15 – 5:45pm	Break	Poster presentations
5:45 – 7:15pm	Session 9	Processors
	Inside 6th Generation Intel Core: New Microarchitecture Code Named Skylake 388 POWER9: Processor for the Cognitive Era 408 A New x86 Core Architecture for the Next Generation of Computing 418	Jack Doweck, Wen-fu Ka, Intel Brian Thompto, IBM Mike Clark, AMD
7:15 – 7:30pm	Closing Remarks	

Silver	 www.warthman.com			Other	 circuit cellar
	 THE NETWORK-ON-CHIP COMPANY				

	<h2>Posters</h2> <h3>In the Break Area</h3> <h3>August 22—23, 2016</h3>
---	---

Deep Compression and EIE: 428 Efficient Inference Engine on Compressed Deep Neural Network	Song Han*, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pedram, Mark Horowitz, Bill Dally	Stanford
QORIQ® LS1012A: Big things in Small 431 Packages: 64-Bit Core in a sub-10MM Package	Ben Eckermann	NXP
A Dynamically Scheduled 436 Architecture for the Synthesis of Graph Methods	Marco Minutoli*, Vito Giovanni Castellana*, Antonino Tumeo*, Marco Lattuada+, Fabrizio Ferrandi+	*High Performance Computing, Pacific Northwest National Laboratory, +DEIB, Politecnico di Milano
LiveSynth: Towards an Interactive Synthesis Flow N/A	Rafael Trapani Possignolo, Jose Renau	University of California, Santa Cruz
Modularizing the Microprocessor Core 440 to Outperform Traditional Out-of-Order	Tony Nowatzki Karthikeyan Sankaralingam	University of Wisconsin - Madison
Encoder Logic for Reducing Serial I/O Power in Sensors and Sensor Hubs 442	Phillip Stanley-Marbell and Martin Rinard	MIT
Experiences Using a Novel Python-Based Hardware Modeling Framework for Computer Architecture Test Chips (poster) 443 (paper)	Christopher Torng	Cornell University
Reconfigure Your RTL with EFLX 444	Cheng C. Wang and Dejan Marković	Flexlogix Technologies

	MvEcho - Acoustic Response Modelling for Auralisation (poster) (slides) ⁴⁴⁷	Léonie Buckley, Sam Caulfield, David Moloney	Movidius Ltd.
	Passive Dense Stereo Vision On The Myriad2 VPU ⁴⁵⁰	Luca Puglia 1 Mircea Ionic ăa 2 Giancarlo Raiconi 1 David Moloney 2	1 Universita' degli Studi di Salerno, 2 Movidius Ltd.