2016 IEEE Hot Chips 28 Symposium (HCS 2016)

Cupertino, California, USA 21-23 August 2016



IEEE Catalog Number: ISBN:

CFP16HCS-POD 978-1-5090-6209-6

Copyright \odot 2016 by the Institute of Electrical and Electronics Engineers, Inc All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP16HCS-POD

 ISBN (Print-On-Demand):
 978-1-5090-6209-6

 ISBN (Online):
 978-1-5090-6208-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-040

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com





Tutorial Day Sunday, August 21, 2016

9:00 am	Tutorial 1	Using Next Generation Memory Technologies DRAM and Beyond			
9:00 – 9:10	Introduction	Introduction			Vidya Rajagopalan
9:10 – 9:45	Memory as We	Memory as We Approach a New Horizon 1			Thomas Pawlowski, Micron Technology
9:45 – 10:15		The Future of Graphic and Mobile Memory for New Applications13			Jim Kim, Samsung
11:15 – 11:35	BREAK				•
11:35 – 11:10	The Era of Higl	n Bandwidth I	Memory 26		Kevin Tran, SK Hynix
11:10 – 11:45		HBM Package Integration: Technology Trends, Challenges and Applications 37			Suresh Ramalingam, Xilinx
11:45 – 12:15	Memory Techno	chnology and Applications 46 Allen Rush, AMD			Allen Rush, AMD
12:15 - 12:30	Q & A Panel				
12:30 – 1:45	Lunch				
1:45 pm	Tutorial 2	3D Depth for Consumers: From Sensors to Apps		mers: From Sensors to Apps	
1:45 – 2:00	Intro: 3D Senso	ors for the Re	the Rest of Us 53 Larry Yang, Google		rry Yang, Google
2:00 – 2:30	Contributions	R Anytime and Everywhere: tions of PMD Depth Sensing to ing Ecosystem 60		Bernd Buxbaum, PMD Tech	
2:30 – 3:00		"Speaking in Volumes": Volumetric Data 70 Acceleration for Dense SLAM		David Moloney, Movidius	
3:00 – 3:30		uitive Breakthrough Solution for AR and VR Worlds 80		Dor Zepeniuk, Inuitive	
			<u> </u>		
3:30 - 3:45	BREAK	BREAK			
3:45 – 4:15		3D Reconstruction with Tango 87 Mobile 3D Capture for Professional		Ivan Dryanovs, Google	
	Applications 9				

5:00 – 6:00 Reception



Conference Day 1 Monday, August 22, 2016

9:3	0 – 9:45am	Introductory	Remarks				
9:45 – 11:15am Session 1		GPUs & HPCs		Cs			
	The Bifrost GPU archite Pascal GPU with NVLin ARMv8-A Next Generat	k 134			John Dar	Jem Davies, ARM John Danskin, Denis Foley, NVIDIA Nigel Stephens, ARM	
11:	15 – 11:45am	Break	Poster presentations				
11:	45 – 12:45pm	Session 2	Mobile	obile			
	Helio X20: The First Tri- Technology 162 Samsung's Exynos M1 I		oC with CorePilotTM 3.0 David Lee, Mediatek Brad Burgess, Samsung		,		
12:	45 – 2:15pm	Lunch					
2:1	5 – 3:00pm	Keynote 1	e 1 Mixed Reality				
			Nick Baker, Microsoft				
3:00 – 4:00pm Session 3 Low Powe		SoC					
			-Low Power x86 MCU Class SoCs 183 on Tegra System-on-Chip 198 Peter Barry, Intel Andi Skende, NVIDIA		•		
4:0	0 – 4:30pm	Break	Poster pr	Poster presentations			
4:30 – 6:00pm Session 4		\	ision & Imaging				
From Model to FPGA: Software-Hardware Co- Neural Network Acceleration 207 The path to Embedded Vision and AI using a low po High Performance DSP for Vision, Imaging and Neu		a low powe	r Vision DSP 22	1 Yair S	Yao, Deephi and Tsinghua University siegel, CEVA Efland, Cadence		
6:0	0 – 7:30 pm	Reception					



































Conference Day 2 Tuesday, August 23, 2016

8:30 – 10:00am	Session 5	Interconnects			
Interconnect with 0.3V 100Gbit/s, 120km, PAM Photonics based Optic	9.6GByte/s Total Bandwidth In ' Swing and 0.062pJ/bit Power 4 Based Switch to Switch, Lacal Interconnects for Datacen s Switch ASIC and Platform	er in InFO Package ayer 2 Silicon ters 266	Radhaki InPhi,	Mu-Shan Lin TSMC Radhakrishnan Nagarajan, Sudeep Bhoja, InPhi, Tom Issenhuth, Microsoft James Kunz, Intel	
10:00 10:30am	Break	Poster presentations			
10:30 – 12:00pm Session 6		Emerging Embedded			
Quantum Dot-Based Im	agers for Multispectral Came	sonic Force Sensor for Mobile Applications 284 Sam Sheng, Sent Iultispectral Cameras and Sensors 294 Emanuele Mandel Shakeel Avadhan			
12:00 – 1:15pm	Lunch				
1:15 – 2:15pm	Keynote 2	Are We There Yet	? Silicon ir	Self-Driving Cars	
	Daniel Rosenband, Google				
2:15 – 3:15pm	Session 7	Multcore Researc	h		
			Michael McKeown, Princeton University Brent Bohnenstiehl, UC Davis		
3:15 3:45pm Break		Poster presentations			
3:45 – 5:15pm	Session 8	Dealing with Big Data			
Embedded Deep Neural Networks: "The Cost of Everything and the Value of Nothing" 350 Software in Silicon in the Oracle SPARC M7 Processor 360 SDA: Software-Defined Accelerator for General-Purpose Big Data Analysis System 376			David Moloney, Movidius Kathirgamar Aingaran & David Lutz, Oracle Jian Ouyang, Wei Qi, Yong Wang, Yichen Tu, Jing Wang, Bowen Jia, Baidu		
5:15 – 5:45pm Break		Poster presentations			
5:45 – 7:15pm Session 9		Processors			
Inside 6th Generation Intel Core: New Microarchitection Skylake 388 POWER9: Processor for the Cognitive Era 408 A New x86 Core Architecture for the Next Generation			Brian Thompto, IBM		
7:15 – 7:30pm	Closing Remarks		•		
	•	•			



Silver







Other









Posters In the Break Area August 22—23, 2016

Deep Compression and EIE: 428	Song Han*, Xingyu Liu, Huizi	Stanford
Efficient Inference Engine on	Mao, Jing Pu, Ardavan	
Compressed Deep Neural Network	Pedram,	
	Mark Horowitz, Bill Dally	
QORIQ® LS1012A:Big things in Small 431	Ben Eckermann	NXP
Packages: 64-Bit Core in a sub-10MM		
Package		
A Dynamically Scheduled 436	Marco Minutoli*, Vito Giovanni	*High Performance
Architecture for the Synthesis	Castellana*, Antonino Tumeo*,	Computing, Pacific
of Graph Methods	Marco Lattuada+, Fabrizio	Northwest National
·	Ferrandi+	Laboratory,
		+DEIB, Politecnico di
		Milano
LiveSynth: Towards an Interactive Synthesis	Rafael Trapani Possignolo,	University of California,
Flow N/A	Jose Renau	Santa Cruz
Modularizing the Microprocessor Core 440	Tony Nowatzki Karthikeyan	University of Wisconsin
to Outperform Traditional Out-of-Order	Sankaralingam	- Madison
Encoder Logic for Reducing Serial I/O Power in	Phillip Stanley-Marbell and	MIT
Sensors and Sensor Hubs 442	Martin Rinard	
Experiences Using a Novel Python-Based	Christopher Torng	Cornell University
Hardware Modeling Framework for Computer		
Architecture Test Chips (poster) 443		
(paper)		
Reconfigure Your RTL with EFLX 444	Cheng C. Wang and Dejan	Flexlogix Technologies
	Marković	

ſ	MvEcho - Acoustic Response Modelling for	Léonie Buckley, Sam	Movidius Ltd.
	Auralisation (poster) (slides) 447	Caulfield, David Moloney	
ſ	Passive Dense Stereo Vision On The 450	Luca Puglia 1 Mircea Ionic a 2	1 Universita' degli Studi
	Myriad2 VPU	Giancarlo Raiconi 1 David	di Salerno, 2 Movidius
1	-	Moloney 2	Ltd.