

2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS 2017)

**Dresden, Germany
19-21 April 2017**



**IEEE Catalog Number: CFP17DDE-POD
ISBN: 978-1-5386-0473-1**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17DDE-POD
ISBN (Print-On-Demand):	978-1-5386-0473-1
ISBN (Online):	978-1-5386-0472-4
ISSN:	2334-3133

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENT

Foreword to the 20th IEEE DDECS	VII
Symposium Committees	VIII
DDECS 2017 Sponsors	IX
Keynotes <i>Teepe, Gerd; Wunderlich, Hans-Joachim; Droste, Dirk</i>	X
Embedded Tutorial II <i>Stojanovic, Goran; Stamenkovic, Zoran</i>	X
Embedded Tutorial I <i>Vasicek, Zdenek</i>	XI
SESSION II - POSTER SESSION	1
A 50GHz SiGe BiCMOS Active Bandpass Filter <i>Chaturvedi, Saurabh; Božanić, Mladen; Sinha, Saurabh</i>	2
An Efficient Physical Design of Fully-testable BDD-Based Circuits <i>Rauchenecker, Andreas; Wille, Robert</i>	6
Improving Combinational Circuit Resilience against Soft Errors via Selective Resource Allocation <i>Tosun, Suleyman; Yaran, Tohid Taghizad Gogjeh</i>	12
Mapping Abstract and Concrete Hardware Models for Design Understanding <i>Flenker, Tino; Fey, Görschwin</i>	16
Mealy-to-Moore Transformation <i>Özgül, Mustafa; Deeg, Florian; Sattler, Sebastian M.</i>	22
Towards Approximation during Test of Integrated Circuits <i>Wali, Imran; Girard, Patrick; Virazel, Arnaud; Barbareschi, Mario; Bosio, Alberto; Traiola, Marcello</i>	28
SESSION III - TEST AND VERIFICATION	34
Design-for-FAST: Supporting X-tolerant Compaction during Faster-than-at-Speed Test <i>Hellebrand, Sybille; Kampmann, Matthias</i>	35
Fault Detection and Self Repair in Hsiao-Code FEC Circuits <i>Pfeifer, Petr; Vierhaus, Heinrich T.; Dicorato, Davide</i>	42

From Online Fault Detection to Fault Management in Network-on-Chips: A Ground-up Approach	48
<i>Azad, Siavoosh Payandeh; Niazmand, Behrad; Janson, Karl; George, Nevin; Putkaradze, Tsotne; Oyeniran, Adeboye Stephen; Kaur, Apneet; Raik, Jaan; Jervan, Gert; Ubar, Raimund; Hollstein, Thomas</i>	

Logic Testing with Test-per-Clock Pattern Loading and Improved Diagnostic Abilities	54
<i>Novak, Ondrej; Pliva, Zdenek</i>	

SESSION IV - ANALOG AND RF DESIGN	60
--	-----------

An Analysis of the Operation and SET Robustness of a CMOS Pulse Stretching Circuit	61
<i>Andjelkovic, Marko; Krstic, Milos; Kraemer, Rolf</i>	

Analog Front-End for Precise Human Body Temperature Measurement	67
<i>Narczyk, Paweł; Pleskacz, Witold A. ; Siwiec, Krzysztof</i>	

Body Biasing for Analog Design: Practical Experiences in 22 nm FD-SOI	73
<i>Rao, Sunil Satish; Prautsch, Benjamin; Shrivastava, Ashish; Reich, Torsten</i>	

A Low Power Input Amplifier for Bio-Signal Acquisition in 28 nm FDSOI Technology	79
<i>Wolodzko, Michal; Kuzmich, Wieslaw</i>	

SESSION VI - SYSTEM DESIGN	83
-----------------------------------	-----------

Energy-Aware Application-Specific Topology Generation for 3D Network-on-Chips	84
<i>Barzinmehr, Arash; Tosun, Suleyman</i>	

Firmware Update Manager: A Remote Firmware Reprogramming Tool for Low-Power Devices	88
<i>Kachman, Ondrej; Balaz, Marcel</i>	

Hierarchical Temporal Memory implementation on FPGA using LFSR based spatial pooler address space generator	92
<i>Kerner, Madis; Tammemäe, Kalle</i>	

SESSION VII - MODELLING	96
--------------------------------	-----------

Novel Metrics for Analog Mixed-Signal Coverage	97
<i>Fürtig, Andreas; Gläser, Georg; Grimm, Christoph; Hedrich, Lars; Heinen, Stefan; Lee, Hyun-Sek Lukas; Nitsche, Gregor; Olbrich, Markus; Radojicic, Carina; Speicher, Fabian</i>	

Cycle-Accurate Software Modeling for RTL Verification of Embedded Systems 103
Schwarz, Michael; Villarraga, Carlos; Stoffel, Dominik; Kunz, Wolfgang

Structure-Preserving Modeling of Safety-Critical Combinational Circuits 109
Rasim, Feim Ridvan; Kocar, Canan; Sattler, Sebastian M.

SESSION VIII – ANALOG AND RF DESIGN 115

Measuring Metastability Using a Time-to-Digital Converter 116
Polzer, Thomas; Huemer, Florian; Steininger, Andreas

Routing Approach for Digital, Differential Bipolar Designs using Virtual Fat-Wire Boundary Pins 122
Schrape, Oliver; Herrmann, Manuel; Winkler, Frank; Krstic, Milos

Ultra-Low Voltage Driver for Large Load Capacitance in 130nm CMOS 127
Sovcik, Michal; Kovac, Martin; Arbet, Daniel; Stopjaková, Viera

SESSION IX – SYNTHESIS 133

Are XORs in logic synthesis really necessary? 134
Halecek, Ivo; Fiser, Petr; Schmidt, Jan

PMS2UPF: An Automated Transition from ESL to RTL Power-Intent Specification 140
Siro, Miroslav; Macko, Dominik; Jelemenská, Katarína

Formal Design Space Exploration for Memristor-based Crossbar Architecture 145
Traiola, Marcello; Barbareschi, Mario; Bosio, Alberto

SESSION X – DIGITAL DESIGN 151

A Scalable Technique to Identify True Critical Paths in Sequential Circuits 152
Ubar, Raimund; Kostin, Sergei; Jenihhin, Maksim; Raik, Jaan

On the Robustness of Memristor Based Logic Gates 158
Xie, Lei; Nguyen, Hoang Anh Du; Yu, Jintao; Taouil, Mottaqiallah; Hamdioui, Said

SESSION XI – INDUSTRIAL **164**

A fast and flexible HW/SW co-processing framework for Time-of-Flight 3D imaging 165
*Druml, Norbert; Ehrenhoefer, Christoph; Bell, Walter; Gailer, Christian;
Plank, Hannes; Herndl, Thomas; Holweg, Gerald*

A Novel Architecture for LZSS Compression of Configuration Bitstreams Within FPGA 171
Iša, Radek; Matoušek, Jiří

SESSION XV - SECURITY AND APPLICATIONS **177**

HLS Design of a Hardware Accelerator for Homomorphic Encryption 178
Mkhinini, Asma; Maistri, Paolo; Leveugle, Regis; Tourki, Rached

Optimization of Pearson correlation coefficient calculation for DPA and 184
comparison of different approaches
Socha, Petr; Miškovský, Vojtěch; Kubátová, Hana; Novotný, Martin

Design for Three-Dimensional Sound Processor using High-Level Synthesis 190
Ohira, Saya; Matsumura, Tetsuya

SESSION XVI - SYSTEM DESIGN **194**

Implementation of an Asynchronous Bundled-Data Router for 195
a GALS NoC in the Context of a VSoC
*Russell, Patrick; Döge, Jens; Hoppe, Christoph; Preußner, Thomas B. ;
Reichel, Peter; Schneider, Peter*

On Hardware-based Fault-Handling in Dynamically Scheduled Processors 201
Mühlbauer, Felix; Schröder, Lukas; Schölzel, Mario

Rocket Queue: New Data Sorting Architecture for Real-Time Systems 207
Kohutka, Lukas; Stopjaková, Viera

AUTHOR INDEX **213**
