

2017 IEEE International Memory Workshop (IMW 2017)

**Monterey, California, USA
14 – 17 May 2017**



**IEEE Catalog Number: CFP17NOV-POD
ISBN: 978-1-5090-3275-4**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17NOV-POD
ISBN (Print-On-Demand):	978-1-5090-3275-4
ISBN (Online):	978-1-5090-3274-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

IMW 2017 TABLE OF CONTENTS

Committees.....	viii
-----------------	------

Summary of Events	x
-------------------------	---

Schedule	xi
----------------	----

Invited Keynotes

Driving Innovation in Memory Architecture of Consumer Hardware with Digital Photography and Machine Intelligence use Cases	1
<i>Eric Shiu and SukHwan Lim</i>	

Evolution of NAND Flash Memory: From 2D to 3D as a Storage Market Leader.....	7
<i>Su-Jin Ahn, Hyunsuk Kim, Yu Gyun Shin, Kyupil Lee, and Eunseung Jung</i>	

Latency Tails of Byte-Addressable Non-Volatile Memories in System	11
<i>Dejan Vučinić, Chao Sun, Damien Le Moal, Qingbo Wang, Robert Mateescu, Filip Blagojević, Martin Lueker-Boden, Cyril Guyot, and Zvonimir Bandić</i>	

Benchmarking and Metrics for Emerging Memories.....	15
<i>Kirk Prall</i>	

Neuromorphic Technologies for Next-Generation Cognitive Computing.....	20
<i>Pritish Narayanan and Geoffrey W. Burr, Stefano Ambrogio and Robert M. Shelby</i>	

Poster Session

Resolving Endurance and Program Time Trade-Off of 40nm TaOx-Based ReRAM by Co-Optimizing Verify Cycles, Reset Voltage and ECC Strength	24
<i>Atsuna Hayakawa, Kazuki Maeda, Shouhei Fukuyama, Hirofumi Takishita, Ryutaro Yasuhara, Satoshi Mishima and Ken Takeuchi</i>	
AEP-LDPC ECC with Error Dispersion Coding for Burst Error Reduction of 2D and 3D NAND Flash Memories	28
<i>Toshiki Nakamura, Yoshiaki Deguchi and Ken Takeuchi</i>	
Single ITO/HfOx/TiN Complementary Switch with a Wide Read Voltage Window for Selector-Less Crossbar RRAM Application	32
<i>Hai Zhong Zhang, Diing Shenp Ang, Yu Zhou, and Kwang Sing Yew</i>	
Performance Improvements by SL-Current Limiter and Novel Programming Methods on 16Mb RRAM Chip	36
<i>Huaqiang Wu, Zixuan Chen, Bin Gao, Dong Wu, Ning Deng, He Qian, Zhichao Lu, Brent Haukness, M. Kellam, and Gary Bronner</i>	
Data Analysis and Prediction for NAND Flash Decoding Status	40
<i>Yen-Chin Liao, Ching-Hui Huang, Cloud Zengy and Hsie-Chia Chang</i>	
Characterization of TLC 3D-NAND Flash Endurance through Machine Learning for LDPC Code Rate Optimization	44
<i>Cristian Zambelli, Giuseppe Cancelliere, Fabrizio Riguzzi, Evelina Lamma, Piero Olivo, Alessia Marelli, and Rino Micheloni</i>	
A Detailed Analysis of Hot-Electron Programming Efficiency in 40-nm Split-Gate Flash Memory Cells	48
<i>Yuri Tkachev and Alexander Kotov</i>	
Compensating for Parasitic Voltage Drops in Resistive Memory Arrays	52
<i>Sapan Agarwal, Richard L. Schiek, and Matthew J. Marinella</i>	
Minority Carrier Disturb in Thyristor Memory Arrays and a Novel Cell Design for High Density DRAM	56
<i>Harry Luan, Valery Axelrad, Bruce Bateman, and Charlie Cheng</i>	
Reconfigurable SCM Capacity Identification Method for SCM/NAND Flash Hybrid Disaggregated Storage	60
<i>Yusuke Sugiyama, Tomoaki Yamada, Chihiro Matsui and Ken Takeuchi</i>	
Low Temperature (400°C) Ferroelectric Hf_{0.5}Zr_{0.5}O₂ Capacitors for Next-Generation FRAM Applications	64
<i>Si Joon Kim, Dushyant Narayan, Jae-Gil Lee, Jaidah Mohan, Joy S. Lee, Jaebeom Lee, Chadwin D. Young, Jiyoung Kim, Scott R. Summerfelt, Tamer San, and Luigi Colombo</i>	

Technical Papers

RRAM I

ReRAM Technologies: Applications and Outlook <i>Invited</i>	68
<i>Masayoshi Nakayama</i>	
Switching Behavior of HfO₂-based Resistive RAM with Vertical CNT Bottom Electrode	72
<i>Naga Sruti Avasarala, Marc Heyns, Jan Van Houdt, Marleen H. van der Veen, Dirk J. Wouters, and Malgorzata Jurczak</i>	
Study of the Energy Consumption Optimization on RRAM Memory Array for SCM Applications	76
<i>Carlo Cagli, G. Molas, M. Harrand, S. Bernasconi, C. Charpin, K. El Hajjam, J. F. Nodin, and G. Reimbold</i>	
Study of Forming Impact on 4Kbit RRAM Array Performances and Reliability	80
<i>Clement Nguyen, C. Cagli, G. Molas, B. Sklenard, C. Nail, K. El Hajjam, J.F. Nodin, C. Charpin, S. Bernasconi, and G. Reimbold</i>	

PCM and Selector

Improved Electrical Performance Thanks to Sb and N Doping in Se-rich GeSe-Based OTS Selector Devices	84
<i>Anthonin Verdy, G. Navarro, V. Sousa, P. Noé, M. Bernard, F. Fillot, G. Bourgeois, J. Garrione and L. Perniola</i>	
Dual-Layer Dielectric Stack for Thermally-Isolated Low-Power Phase-Change Memory	88
<i>Scott W. Fong, Chris M. Neumann, and H.-S. Philip Wong</i>	

FRAM and DRAM

3D Memories and Ferroelectrics <i>Invited</i>	92
<i>Jan Van Houdt</i>	
Dynamic Analog Characteristics of 10⁹ Cycle-Endurance Low-Voltage Nonvolatile Ferroelectric-Gate Memory	95
<i>Mitsue Takahashi, Shigeki Sakai, and Wei Zhang</i>	
HBM (High Bandwidth Memory) DRAM Technology and Architecture <i>Invited</i>	99
<i>Hongshin Jun, Jinhee Cho, Kangseol Lee, Ho-Young Son, Kwiwook Kim, Hanho Jin, and Keith Kim</i>	

Low-Power Z²-FET Capacitorless 1T-DRAM	103
<i>Mukta Singh Parihar, K. H. Lee, H. E. Dirani, C. Navarro, J. Lacord, S. Martinie, J.-Ch. Barbe, P. Fonteneau, Ph. Galy, C. Le Royer, X. Mescot, F. Gamiz, B. Cheng, A. Asenov, Y. Taur, M. Bawedin and S. Cristoloveanu</i>	

Identifying Ferroelectric Switching Pathways in HfO₂ from First Principles Calculations Under Electric Fields	107
<i>Takashi Maeda, Blanka Magyari-Köpe and Yoshio Nishi</i>	

3D-NAND and Embedded

3DNAND GIDL-Assisted Body Biasing for Erase Enabling CMOS Under Array (CUA) Architecture	111
<i>Christian Caillat, K. Beaman, A. Bicksler, E. Camozzi, T. Ghilardi, G. Huang, H. Liu, Y. Liu, D. Mao, S. Mujumdar, N. Righetti, M. Ulrich, C. Venkatasubramanian, X. Yang, A. Goda, S. Gowda, H. Mebrahtu, H. Sanda, Y. Yuwen, and R. Koval</i>	

First Demonstration of SiGe Channel in Macaroni Geometry for Future 3D NAND	115
<i>Antonio Arreghini, Romain Delhougne, Alexandre Subirats, Andriy Hikavyy, Emma Vecchio, Farid Sebaai, Laurent Breuil, Geert Van den bosch, and Arnaud Furnémont</i>	

Data-Retention Characteristics Comparison of 2D and 3D TLC NAND Flash Memories	119
<i>Kyoji Mizoguchi, Tomonori Takahashi, Seiichi Aritome and Ken Takeuchi</i>	

40nm Embedded Self-Aligned Split-Gate Flash Technology for High-Density Automotive Microcontrollers	123
<i>Danny Shum, L.Q. Luo, Y.J. Kong, F.X. Deng, X. Qu, Z.Q. Teo, J.Q. Liu, F. Zhang, X.S. Cai, K.M. Tan, K.Y. Lim, P. Khoo, P.Y. Yeo, B.Y. Nguyen, S.M. Jung, S.Y. Siah, C.M. Wang, J.C. Xing, G.Y. Liu, Y. Diao, G.M. Lin, F. Luo, L. Tee, V. Markov, S.M. Lemke, P. Ghazavi, N. Do, V. Tiwari, and X. Liu</i>	

High-Temperature Stable Physical Unclonable Functions with Error-Free Readout Scheme based on 28nm SG-MONOS Flash Memory for Security Applications	127
<i>Tomoya Saito, Hirokazu Nagase, Masayuki Izuna, Takahiro Shimoi, Akihiko Kanda, Takashi Ito, and Takashi Kono</i>	

In Depth Analysis of 3D NAND Enablers in Gate Stack Integration and Demonstration in 3D Devices	131
<i>C.-L. Tan, S. Lavizzari, P. Blomme, L. Breuil, G. Vecchio, F. Sebaai, V. Paraschiv, Z. Tao, B. Schepers, L. Nyns, A. Peter, H. Dekkers, P. Ong, D. Tsvetanova, K. Devriendt, L. Teugels, N. Heylen, T. Raymaekers, N. Jossart, P. Mennella, R. Delhougne, S. S. V-Palayam, A. Arreghini, G. Van den bosch, and A. Furnémont</i>	

RRAM and Neuromorphic

Resistive Memories for Spike-Based Neuromorphic Circuits <i>Invited</i>	135
<i>Elisa Vianello, T. Werner, O. Bichler, A. Valentian, G. Molas, B. Yvert, B. De Salvo, and L. Perniola</i>	
Self-Rectifying Behavior and Analog Switching Under Identical Pulses Using Tri-Layer RRAM Crossbar Array for Neuromorphic System	141
<i>Mouhamad Alayan, E. Vianello, L. Larcher, A. Padovani, A. Levisse, N. Castellani, C. Charpin, S. Bernasconi, G. Molas, J.M. Portal, B. De Salvo, and L. Perniola</i>	
Overcoming the RESET Limitation in Tantalum Oxide-Based ReRAM Using an Oxygen-Blocking Layer	145
<i>Dirk J. Wouters, Alexander Schönhals, Andreas Kindsmüller, Camilla La Torre, Hehe Zhang, Susanne Hoffmann-Eifert, Stephan Menzel, and Rainer Waser</i>	
An Artificial Neuron Founded on Resistive Switching of Mott insulators	149
<i>Coline Adda, Julien Tranchant, Pablo Stoliarb, Benoit Corraze, Etienne Janoa, Ralph Gay, Roger Llopis, Marie-Paule Beslana, Luis E. Hueso, and Laurent Cario</i>	
Experimental Validation of CBRAM Performance Enhancement Using FNW Soft-Technique	153
<i>Manan Suri, Tinish Bhattacharya and Supriya Chakraborty</i>	
Improving the High Resistance State Retention Degradation of Al-Doped HfO_xBased on <i>Ab Initio</i> Simulations	157
<i>Yali Song, Blanka Magyari-Köpe, Yinyin Lin, and Yoshio Nishi</i>	

MRAM

ST-MRAM Fundamentals, Challenges, and Outlook <i>Invited</i>	161
<i>Tom Andre, S.M. Alam, D. Gogl, J. Barkatullah, J. Qi, H. Lin, X. Zhang, W. Meadows, F. Neumeyer, G. Viot, F. Hossain, Y Zhang, J. Janesky, M. DeHerrera, and B. Kang</i>	
High-Speed Voltage-Control Spintronics Memory (High-Speed VoCSM)	165
<i>H. Yoda, H. Sugiyama, T. Inokuchi, Y. Kato, Y. Ohsawa, K. Abe, N. Shimomura, Y. Saito, S. Shirotori, K. Koi, B. Altansargai, S. Oikawa, M. Shimizu, M. Ishikawa, K. Ikegami, Y. Kamiguchi, S Fujita, and A. Kurobe</i>	
Breakthrough In Current In Plane Metrology for Monitoring Large Scale MRAM Production	169
<i>Alberto Cagliani, Frederik W. Østerberg, Ole Hansen, Dirch H. Petersen, Lior Shiv and Peter F. Nielsen</i>	
Author Index	173