2017 IEEE 21st Workshop on Signal and Power Integrity (SPI 2017)

Lake Maggiore (Baveno), Italy
7 – 10 May 2017

IEEE Catalog Number: CFP17SPI-POD
ISBN: 978-1-5090-5617-0

Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP17SPI-POD
ISBN (Print-On-Demand): 978-1-5090-5617-0
ISBN (Online): 978-1-5090-5616-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TECHNICAL PROGRAM: ORAL PAPERS

SESSION 1: Noise Analysis & Reduction Techniques

A Multilayer Removable EBG Based Common Mode Filter for High Speed Buses.....1
C. Olivieri[1], F. de Paulis[1], A. Orlandi[1], S. Connor[2], P. Dixon[3], M. Korrami[3], [1]*University of L'Aquila, Italy,* [2]*IBM, USA,* [3]*LAIRD Technologies, USA*

Efficient Design of Continuous Time Linear Equalization for Loss Dominated Digital Links.....5
T. Reuschel, J.B. Preibisch, C. Schuster, *Hamburg University of Technology (TUHH), Germany*

A Perturbative Approach to Predict Eye Diagram Degradation in Differential Interconnects Subject to Asymmetry and Nonuniformity.....9
P. Manfredi[1], X. Wu[2], F. Grassi[2], D. Vande Ginste[1], S.A. Pignari[2], [1]*Ghent University, Belgium,* [2]*Politecnico di Milano, Italy*

SESSION 2: Stochastic Analysis & Uncertainty Quantification

Speeding Up Rare Event Simulations Using Kriging Models.....13
A.K. Tyagi[1], X. Jonssony[2], T.G.J. Beelen[1], W.H.A. Schilders[1], [1]*Eindhoven University of Technology, The Netherlands,* [2]*Mentor Graphics, Grenoble, France*

Time-Domain Variability Analysis of General Linear Systems Terminated with Nonlinear Devices.....17
Y. Ye, D. Spina, P. Manfredi, D. Vande Ginste, T. Dhaene, *Ghent University, Belgium*

Time-Domain Variability Analysis of Large Circuits with Stochastic Linear Terminations.....21
Y. Tao[1], K. Guo[1], F. Ferranti[2], B. Nouri[1], M. Nakhla[1], R. Achar[1], [1]*Carleton University, Ottawa, Canada,* [2]*IMT Atlantique, CNRS Lab-STICC, Brest, France*

Monte Carlo Estimation of Sparse Grid Interpolation Residual for Stochastic Collocation of High-Order Systems with Uncertainties.....25
X. Chen, X. Ma, A. Rong, J.E. Schutt-Ainé, A.C. Cangellaris, *University of Illinois at Urbana-Champaign, USA*

SESSION 3: Electromagnetic Modeling

Accurate Characterization of Coaxial Transmission Line via Higher Order Moment Method Solution of Novel Single-Source Surface Integral Equation.....29
F.S.H. Lori[1], M.S. Hosen[1], M. Shafieipoury[2], A. Menshovz[3], V. Okhmatovski[1], [1]*Univ. of Manitoba, Canada,* [2]*Manitoba HVDC Research Centre, Canada,* [3]*The Univ. of Texas at Austin, USA*

A Magneto-Quasi-Static Surface Formulation to Calculate the Impedance of 3D Interconnects with Arbitrary Cross-section.....33
U.R. Patel, S.V. Hum, P. Triverio, *University of Toronto, Toronto, Canada*

Parameter Optimization for Rise Time of Subnanosecond Pulser Based on Avalanche Transistors.....37
M.-X. Gao, Y.-Z. Xie, Y.-H. Hu, *Xi'an Jiaotong University, China*

SESSION 4: Measurements & Characterization

Characterization Techniques of a Terabit Backplane using New Figures of Merit.....40
M. Resso, *Keysight Technologies, Santa Rosa, CA, USA*

Measurement Based VRM Modeling.....44
S.M. Sandler, *PICOTEST, Phoenix, AZ, USA*

Effective Method to Characterize the Bandwidth of Unknown Receiver.....48
J. Liao, C. Mason, S. Christianson, *Intel Corporation, Hillsboro, Oregon, USA*

SESSION 5: Power Delivery Networks

Mesh-Sensitivity based Decoupling Capacitor Sizing and Placement for Power Delivery Networks.....52
N. Ambasana, D. Gope, *Indian Institute of Science, Bangalore, India*

Power delivery network impedance characterization for high speed I/O interfaces using PRBS transmissions.....56
D.M. Garcia-Mora[1], J. Garcia-Huanaco[1], V.J. Zuniga-Marquez[1], C.J. Franco-Tinoco[1], F. Yahyaei-Moayyed[2], Kyle S. Unger[2], *[1]Intel Guadalajara Design Center, Mexico, [2]Intel Corporation, AZ, USA*

Thermal Aware IR drop using Mesh Conforming Electro-Thermal Co-Analysis.....60
J. Sercu, H. Barnes, *Keysight Technologies, Belgium - USA*

SESSION 6: Macromodeling & MOR

Order Reduction of Volterra and Volterra-Laguerre Models.....64
M. Telescu, N. Tanguy, *Université de Bretagne Occidentale (UBO), Brest, France*

Rational multi-delay models for long interconnects.....68
M. Zyari[1], Y. Rolain[1], F. Ferranti[2], *[1]Vrije Universiteit Brussel, Belgium, [2]IMT Atlantique, CNRS Lab-STICC, Brest, France*

A Novel Parametric Macromodeling Technique for Electromagnetic Structures with Propagation Delays.....72
M. Sgueglia[1], A. Sorrentino[1], M. de Magistris[1], D. Spina[2], D. Deschrijver[2], T. Dhaene[2], *[1]University Federico II, Naples, Italy, [2]Ghent University, Belgium*

Simulation of Buck Converters via Numerical Inverse Laplace Transform.....76
R. Trinchero, I.S. Stievano, F.G. Canavero, *Politecnico di Torino, Italy*

SESSION 7: High-Speed Link Design and Modeling

SI Analysis of DDR Bus during Read/Write operation transitions.....80
N. Bhagwath[1], A. Muranyi[1], D. Smirnov[1], C. Ferry[1], A. Sato[2], M. Ono[2], S. Ikeda[2], Y. Sugaya[2], T. Fukuhara[2], R. Wolff[3], *[1]Mentor Graphics, USA, [2]Socionext, Japan, [3]Micron, USA*

Deep Dive into DDR3 Interface Jitter Contributors.....84
Stalin SM, K. Scholz, T. Bandyopadhyay, S. Moharil, S. Sinha, R. DeMoor, *Texas Instruments Inc., Dallas, TX, USA*

Exploration of Differential Via Stub Effect Mitigation by Using PAM4 and PAM8 Line Coding.....88
K. Scharff[1], T. Reuschel[1], X. Duany[2], H.-D. Bruns[1], C. Schuster[1], *[1]Hamburg University of Technology (TUHH), Germany, [2]IBM Research and Development, Germany*

A 45-GHz Wireless Transmission for a Wireless Interconnect Network-on-Board.....92
T. Le Gouguec, P.-M. Martin, *Université de Bretagne Occidentale (UBO), Brest, France*

SESSION 8: Transmission Line Modeling

Calculations of Frequency Dependent Transmission Line Model for Coupled Exponential Line.....94
A. Wardzinska, W. Bandurski, *Poznan University of Technology, Poland*

An Improved Equivalent Circuit Model of Spoof Surface Plasmon Transmission Line.....98
D. Yi, X.-C. Wei, *Zhejiang University, Hangzhou, China*

Transmission Line Model for Rectangular Waveguides accurately incorporating Loss Effects.....102
K. Lomakin, G. Gold, K. Helmreich, *Friedrich-Alexander University Erlangen-Nuremberg, Germany*

SESSION 9: TSV & 3DIC

Effect of 3D Stack-Up Integration on Through Silicon Via Characteristics.....106
D. Dahl[1], I. Ndip[2], K.-D. Lang[2], C. Schuster[1], *[1]Hamburg University of Technology (TUHH), Germany, [2]Fraunhofer Institute for Reliability and Microintegration (IZM), Germany, Technical University of Berlin, Germany*

3D Interconnect Optimization for Single Channel 100-GBps Transmission in a Photonic Interposer.....110
K. Morot[1], A. Farcy[1], T. Lacrevaz[2], C. Bermond[2], P. Artillan[2], B. Flechet[2], H. Jacquinot[3], P. Scheiblin[3], *[1]STMicroelectronics, France, [2]Université de Savoie Mont-Blanc, France, [3]CEA-LETI, Grenoble, France*

SESSION 10: Optical & Nano Interconnects

Plasmonic carbon interconnects to enable the THz technology: properties and limits.....114
A. Paddubskaya[1], M. Shuba[1], S. Maksimenko[1], A. Maffucci[2], *[1]Belarusian State University, Mink, Belarus, [2]University of Cassino and Southern Lazio, Italy*

A Performance Comparison of Integrated Graded Index Y-Branch and MMI-Based Optical Splitters in Thin Glass Sheets for PCB Integration.....118
J.-P. Roth, T. Kuhler, E. Griese, *University of Siegen, Germany*

Analysis of Optical Directional Couplers in Thin Glass Sheets for PCB Integration.....122
J.H. Stosch, T. Kuhler, E. Griese, *University of Siegen, Germany*

TECHNICAL PROGRAM: POSTER PAPERS

Simultaneous Switching Noise Modelling and Characterization in Production Environments.....126
J. Yan, Y. Tretiakov, H. Lan, *Rambus Inc., Sunnyvale, CA, USA*

Crosstalk and Field Analysis of Arc shape Coaxial Via for High Speed Digital Signals.....129
S. Theepak, C.M. Nandakumar, B. Devadas, R. Selva Priya, Gauraw Srivastava, *Centre for Development of Telematics, Bangalore, India*

Design of High Speed Physical Layer Interconnects through System Modeling Simulation and Correlation.....133
A. Anil Kumar, *Segate Technology HDD, India*

Crosstalk Simulation of Multiple Insulated Twisted Pairs based on Transmission Line Theory.....137
F. Distler, G. Gold, K. Thurn, J. Schür, M. Vossiek, *Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany*

A Comparison of Typical Surface Finishes on the High Frequency Performances of Transmission Lines in PCBs.....141
B. Curran, I. Ndip, K.-D. Lang, *Fraunhofer Institute of Reliability and Microintegration, Germany*

FFT-Based Macromodeling of Power Delivery Network with Uncertainties Using Latency Insertion Method.....144
R.F. Kummerer, X. Chen, J.E. Schutt-Ainé, A.C. Cangellaris, *University of Illinois at Urbana-Champaign, USA*

Analysis of Pin-To-Capacitor Spacing in Power Delivery Networks Designed as Parallel-Plate Power-Ground Pairs.....148
I. Erdin[1], R. Achar[2], *[1]Engineering Design Services Celestica Inc., Canada, [2]Carleton University, Canada*

Uncertainty Analysis of Arbitrary Probability Distribution Based on Stieltjes Process.....151
G. Zhang, J. Bai, L. Wang, X. Peng, *Harbin Institute of Technology, China*

Impact of Flexible PCB on DDR4 Channel Memory Performance.....154
K. Krohne[1], H. Fahmy[2], H. Oie[2], F. Elsisy[2], D. Di Febo[3], *[1]CST AG, [2]Intelligent Solutions BVBA, Belgium, [3]CST Italy*

The Estimation of EMI-induced Phase Noise and Jitter on Oscillator/Clock Signals.....158
M. Mehri, S. Heidari, N. Masoumi, *University of Tehran, Tehran, Iran*

Minimizing Core Supply Noise in a Power Delivery Network by Optimization of Decoupling Capacitors using Simulated Annealing.....162
J.N. Tripathi[1], P. Damle[2], R. Malik[1], *[1]STMicroelectronics Pvt. Ltd., India, [2]Texas Instruments, India*

Feasibility of Single Wire Communication for PCB-level Interconnects.....165
S. Kotethota[1], G. Hada[2], P. Ramaswamy[2], Dipanjan Gope[1], *[1]Indian Institute of Science, Bangalore, India, [2]Intel Corporation, Bangalore, India*

Statistical Prediction of Planar Power Consumption Distribution in Digital System Layout/PCB.....169
S. Heidari, M. Mehri, N. Masoumi, *University of Tehran, Tehran, Iran*

Simple Approach for brief RF Characterization of thin 3D printable Dielectrics.....173
M. Sippel, K. Lomakin, G. Gold, T. Reitberger, S. Neermann, K. Helmreich, *Friedrich-Alexander University Erlangen-Nuremberg, Germany*

Electrical Performance of Carbon-Based Power Distribution Networks with Thermal Effects.....177
A. Magnani[1], M. de Magistris[1], S. Heidari[2], A. Todri-Sanial[3], A. Maffucci[4], *[1]University Federico II, Naples, Italy, [2]University of Tehran, Iran, [3]University of Montpellier, France, [4]University of Cassino and Southern Lazio, Italy*

Causal Transmission Line Model Incorporating Frequency-Dependent Linear Resistors.....181
A. Takeshige, Y. Ito, K. Takano, K. Katayama, T. Yoshida, M. Fujishima, S. Amakawa, *Hiroshima University, Japan*

Fusion of First-Principles and Statistical Analyses in Complex Electronics Systems.....185
S. Lin[1], Z. Peng[1], T. Antonsen[2], *[1]University of New Mexico, USA, [2]University of Maryland, USA*

Air-Filled Substrate Integrated Waveguide: a Low Cost Self-Packadged Technological Platform For High Performance Millimeter-Wave Circuits.....187
A. Ghiotto, *Univ. Bordeaux, France*