

2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT 2017)

**Hsinchu, Taiwan
24 – 27 April 2017**



IEEE Catalog Number: CFP17847-POD
ISBN: 978-1-5090-3970-8

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17847-POD
ISBN (Print-On-Demand):	978-1-5090-3970-8
ISBN (Online):	978-1-5090-3969-2
ISSN:	2380-7369

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

LOW-LATENCY VOLTAGE-RACING WINNER-TAKE-ALL (VR-WTA) CIRCUIT FOR ACCELERATION OF LEARNING ENGINE	1
<i>Chia-Heng Wu ; Ting-Sheng Chen ; Ding-Yuan Lee ; Tsung-Te Liu ; An-Yeu Wu</i>	
HYBRID SPIKING-STOCHASTIC DEEP NEURAL NETWORK	5
<i>Heesu Kim ; Joonsang Yu ; Kiyoungh Choi</i>	
DESIGN AND IMPLEMENTATION OF A 3D HAND GESTURE ARCHITECTURE SYSTEM UNDER COMPLICATED ENVIRONMENT	9
<i>Tsung-Han Tsai ; Yih-Ru Tasi</i>	
HIGH-SPEED AND LOW-POWER VLSI-ARCHITECTURE FOR INEXACT SPECULATIVE ADDER	13
<i>Rahul Shrestha</i>	
ENHANCING THE EFFICIENCY AND ACCURACY OF CELL-AWARE TESTING TO REACH ZERO DEFECTS	17
<i>Harry H. Chen</i>	
TEST STRATEGIES FOR THE CLOCK AND POWER DISTRIBUTION NETWORKS IN A MULTI-DIE IC	18
<i>Shi-Yu Huang</i>	
ROBUST TEST PATTERN GENERATION FOR HOLD-TIME FAULTS IN NANOMETER TECHNOLOGIES	20
<i>Yu-Hao Ho ; Yo-Wei Chen ; Chih-Ming Chang ; Kai-Chieh Yang ; James Chien-Mo Li</i>	
ON DESIGNING TWO-DIMENSIONAL SCAN ARCHITECTURE FOR TEST CHIPS	24
<i>Yu Huang ; Wu-Tung Cheng</i>	
ON-CHIP TEMPERATURE AND PROCESS VARIATION SENSING USING A RECONFIGURABLE RING OSCILLATOR	28
<i>Tadashi Kishimoto ; Tohru Ishihara ; Hidetoshi Onodera</i>	
HIGH-LEVEL FAULT DIAGNOSIS ON NETWORK-ON-CHIP USING PATH TRACKING	32
<i>Minhui Ke ; Ying Zhang ; Jianhui Jiang</i>	
HIGHLY INTEGRATED RF FRONTEND MODULE FOR HIGH SHF WIDE-BAND MASSIVE MIMO IN 5G, AND SWITCHING-MODE AMPLIFIERS BEYOND 4G	36
<i>Shintaro Shinjo ; Keigo Nakatani ; Jun Kamioka ; Ryota Komaru ; Shuichi Sakata ; Takano Fujiiwara ; Hideyuki Nakamizo ; Koji Yamanaka</i>	
ITRI MMWAVE RADIO ACCESS TECHNOLOGY DEVELOPMENT	40
<i>Wen Chiang Chen</i>	
HIGHLY EFFICIENT 5G LINEAR POWER AMPLIFIERS (PA) DESIGN CHALLENGES	45
<i>D. Y. C. Lie ; J. C. Mayeda ; J. Lopez</i>	
TEST KNOWLEDGE DATA BASE	48
<i>A. Venkatachar ; S. Rajakumar ; M. Chapman ; S. Basuru ; G. Parthasarathy ; C. -C. Lin ; A. Hegde ; T. Li</i>	
AUTOMOTIVE SEMICONDUCTOR TEST	52
<i>Steve Pateras ; Ting-Pu Tai</i>	
HIGH-LEVEL LOW-POWER SYSTEM DESIGN OPTIMIZATION	56
<i>David Pursley ; Tung-Hua Yeh</i>	
DETAILED ROUTING VIOLATION PREDICTION DURING PLACEMENT USING MACHINE LEARNING	60
<i>Aysa Fakheri Tabrizi ; Nima Karimpour Darav ; Logan Rakai ; Andrew Kennings ; Laleh Behjat</i>	
LAYOUT PLACEMENT OPTIMIZATION WITH ISOLATION RINGS FOR HIGH-VOLTAGE VLSI CIRCUITS	64
<i>Chih-Wei Lee ; Hwa-Yi Tseng ; Chi-Lien Kuo ; Chien-Nan Jimmy Liu ; Chin Hsia</i>	
AN ANALYTICAL PLACER FOR HETEROGENEOUS FPGAS VIA ROUGH-PLACED PACKING	68
<i>Wan-Ning Wu ; Chen Chen ; Ching-Yu Chin ; Chun-Kai Wang ; Hung-Ming Chen</i>	
AN 8-BIT 400-MS/S CALIBRATION-FREE SAR ADC WITH A PRE-AMPLIFIER-ONLY COMPARATOR	72
<i>Chih-Huei Hou ; Soon-Jyh Chang ; Hao-Sheng Wu ; Huan-Jui Hu ; En-Ze Cun</i>	
A 10-BIT 100-MS/S SAR ADC WITH CAPACITOR SWAPPING TECHNIQUE IN 90-NM CMOS	76
<i>Yung-Hui Chung ; Song-You Shih</i>	
AN ALL-DIGITAL PHASE-LOCKED LOOP WITH A MULTI-DELAY-SWITCHING TDC	80
<i>Chung-Cheng Su ; Cheng-Chung Lin ; Chung-Chih Hung</i>	

A SOLAR POWERED SINGLE-INDUCTOR DUAL-OUTPUT (SIDO) DC-DC BOOST FOR POWER MANAGEMENT UNIT SYSTEM WITH HIGH LIGHT-LOAD EFFICIENCY	84
<i>Lee Chuang ; Chun-Chang Wu ; Wei-Heng Wang ; Shey-Shi Lu</i>	
A DIGITALLY CONTROLLED BUCK CONVERTER WITH CURRENT SENSOR-LESS ADAPTIVE VOLTAGE POSITIONING (AVP) MECHANISM.....	88
<i>Kai-Yu Hu ; Bo-Ming Chen ; Chien-Hung Tsai</i>	
A 45μW, 9.5MHZ CURRENT-REUSED RC OSCILLATOR USING A SWING-BOOSTING TECHNIQUE.....	92
<i>Shao-Yung Lu ; Yu-Te Liao</i>	
A CURRENT FEEDBACK INSTRUMENTATION AMPLIFIER WITH CHOPPING AND DYNAMIC ELEMENT MATCHING TECHNIQUES AND EMPLOYING THE CURRENT-REUSE TECHNIQUE IN INPUT/FEEDBACK STAGES	96
<i>Tzu-Ying Chen ; Yi-Lin Tsai ; Tsung-Hsien Lin</i>	
A HADOOP-BASED PRINCIPLE COMPONENT ANALYSIS ON EMBEDDED HETEROGENEOUS PLATFORM	100
<i>Sheng-Yen Chen ; Chia-I Wei ; Yu-Chen Chiu ; Bo-Cheng Charles Lai</i>	
A BODY SENSOR NODE SOC FOR ECG/EMG APPLICATIONS WITH COMPRESSED SENSING AND WIRELESS POWERING	104
<i>Yo-Hao Tu ; Kai-Wen Yao ; Ming-Hao Huang ; Yu-Yun Lin ; Hao-Yu Chi ; Po-Min Cheng ; Pei-Yun Tsai ; Muh-Tian Shiue ; Chien-Nan Liu ; Kuo-Hsing Cheng ; Jia-Shiang Fu</i>	
AN ADAPTIVE CROSS-WINDOW STEREO CAMERA DISTANCE ESTIMATION TECHNOLOGY AND ITS SYSTEM IMPLEMENTATION FOR MULTIPLE APPLICATIONS	108
<i>Ricky Lee ; Tai en Wu ; Jiun-In Guo</i>	
A VISION RADAR SYSTEM FOR CAR SAFETY DRIVING APPLICATIONS.....	112
<i>Chia-Chi Tsai ; Yi-Ting Lai ; Yuan-Fu Li ; Jiun-In Guo</i>	
ENERGY EFFICIENT VLSI CIRCUITS FOR MACHINE LEARNING ON-CHIP	116
<i>Hao Yu</i>	
HYBRID THREE-DIMENSIONAL INTEGRATED CIRCUITS: A VIABLE SOLUTION FOR HIGH EFFICIENCY NEUROMORPHIC COMPUTING.....	117
<i>M. Amimul Ehsan ; Zhen Zhou ; Yang Yi</i>	
CONVENTIONAL AND NEUROMORPHIC SYSTEMS LEVERAGING EMERGING MEMORY TECHNOLOGIES.....	119
<i>Hai Li</i>	
DESIGN SPACE EXPLORATION WITH A CYCLE-ACCURATE SYSTEMC/TLM DRAM CONTROLLER MODEL	120
<i>Ting-Shuo Hsu ; Chao-Chih Wu ; Che-Wei Hsu ; Chih-Tsun Huang ; Jing-Jia Liou ; Yao-Hua Chen ; Juin-Ming Lu</i>	
REDUCING AGING ON SCRATCHPAD MEMORY USING TEMPORAL- AND FSM-BASED POWER MANAGEMENT	124
<i>Yun Kae Law ; Ing-Chao Lin ; Cheng-Chien Lin</i>	
OPTIMIZATION FOR APPLICATION-SPECIFIC PACKET-BASED ON-CHIP INTERCONNECTS USING A CYCLE-ACCURATE MODEL.....	128
<i>Yu-Ju Shih ; Chih-Tsun Huang ; Jing-Jia Liou ; Jyu-Yuan Lai ; Chih-Wea Wang ; Chi-Feng Wu</i>	
A LOW POWER SYNTHESIS FLOW FOR MULTI-RATE SYSTEMS.....	132
<i>Hsin-Pang Kuo ; Alan P. Su ; Kuen-Jong Lee</i>	
UTILIZATION OF RELIEVED CORNERS FROM MULTI-CORNER LIBRARIES IN DETERMINISTIC STATIC TIMING ANALYSIS	136
<i>Hyun-jeong Kwon ; Young Hwan Kim</i>	
THERMAL SENSOR ALLOCATION AND FULL-SYSTEM TEMPERATURE CHARACTERIZATION FOR THERMAL-AWARE MESH-BASED NOC SYSTEM BY USING COMPRESSIVE SENSING TECHNIQUE	140
<i>Kun-Chih Chen ; Yu-Hsien Chen ; Yen-Po Lin</i>	
A FOUR-BAND TD-LTE TRANSMITTER WITH WIDE DYNAMIC RANGE AND LPF BANDWIDTH CALIBRATION	144
<i>Zhen Liang ; Bin Li ; Mo Huang ; Hui Ye ; Ken Xu ; Yutao Liu ; Yan Lu</i>	
A DIGITAL IQ IMBALANCE SELF-CALIBRATION IN FDD TRANSCEIVER.....	148
<i>Hui Ye ; Bin Li ; Mo Huang ; Zhen Liang ; Yan Lu</i>	
A 0.9-V 2.36-GHZ MEDRADIO-BAND 10-MBPS LOW-POWER OOK MODULATOR FOR NEURAL IMPLANTS	152
<i>Chien-Hua Jung ; Kea-Tiong Tang</i>	
INDUSTRY 4.0: OPEN AS WELL AS CLOSED.....	156
<i>Clement Lin</i>	

CAN IOT MAKE SEMICONDUCTOR GREAT AGAIN?	157
<i>Cheng-Wen Wu</i>	
A 6.4G LLR/S 8×8 64-QAM SOFT-OUTPUT MIMO DETECTOR WITH LATTICE REDUCTION PREPROCESSING	158
<i>Jing-You Lin ; Jung-Chun Chi ; Chun-Fu Liao ; Yuan-Hao Huang</i>	
A REFERENCE-LESS ALL-DIGITAL TRANSCEIVER FOR HUMAN BODY CHANNEL COMMUNICATION	162
<i>Ching-Che Chung ; Yi-Che Tsai ; Ming-Chieh Li</i>	
WIDE-I/O 3D-STAKED DRAM CONTROLLER FOR NEAR-DATA PROCESSING SYSTEM	166
<i>Yu-Hsuan Lin ; Shih-Fan Peng ; Wei Hwang</i>	
ANALYSIS AND REDUCTION OF SRAM PUF BIT ERROR RATE	170
<i>Hirofumi Shinohara ; Baikun Zheng ; Yanhao Piao ; Bo Liu ; Shiyu Liu</i>	
HETEROGENEOUS SOCS	174
<i>Subramanian S. Iyer</i>	
WORLD MEGATREND OF INTELLIGENT ROBOTICS AND AI: IMPACT ON VLSI-DAT	175
<i>Ren C. Luo</i>	
TCAD BASED DESIGN-TECHNOLOGY CO-OPTIMISATIONS IN ADVANCED TECHNOLOGY NODES	176
<i>Asen Asenov ; Karim El Sayed ; Ricardo Borges ; Plamen Asenov ; Campbell Millar ; Terry Ma</i>	
NEW EMBEDDED MEMORIES, FROM LAB TO FAB	178
<i>David Eggleston</i>	
EXTENDED ABSTRACT: INDUSTRIAL PERFORMANCE TO SERVE ECONOMICAL REBOUND	179
<i>Bertrand Bleneau</i>	
BUILDING BEST IN CLASS SYSTEM SOLUTIONS: ENABLED BY COLLABORATION	181
<i>Suhita Devineni</i>	
COLLABORATION AND INNOVATION FOR YOUR SUCCESS	182
<i>David Shih</i>	
NAVIGATING THROUGH THE FRAGMENTED APPLICATION MAZE	183
<i>Keh-Ching Huang</i>	
RRAM TECHNOLOGY AND ITS EMBEDDED POTENTIAL ON IOT APPLICATIONS	184
<i>ChiaHua Ho</i>	
SOFT ELECTRONICS FOR THE HUMAN BODY	185
<i>John A. Rogers</i>	
TERAHERTZ SYSTEMS-ON-CHIP ENABLED BY NANO-IC TECHNOLOGIES	186
<i>Mau-Chung Frank Chang</i>	
NOVEL MEMORY HIERARCHY WITH E-STT-MRAM FOR NEAR-FUTURE APPLICATIONS	187
<i>Shinobu Fujita ; Hiroki Noguchi ; Kazutaka Ikegami ; Susumu Takeda ; Kumiko Nomura ; Keiko Abe</i>	
LOW-CURRENT SPIN TRANSFER TORQUE MRAM	189
<i>G. Hu ; J. J. Nowak ; G. Lauer ; J. H. Lee ; J. Z. Sun ; J. Harms ; A. Annunziata ; S. Brown ; W. Chen ; Y. H. Kim ; N. Marchack ; S. Murthy ; C. Kothandaraman ; E. J. O'Sullivan ; J. H. Park ; M. Reuter ; R. P. Robertazzi ; P. L. Trouilloud ; Y. Zhu ; D. C. Worledge</i>	
EMBEDDED NONVOLATILE MEMORY WITH STT-MRAMS AND ITS APPLICATION FOR NONVOLATILE BRAIN-INSPIRED VLSIS	191
<i>Tetsuo Endoh</i>	
EMBEDDED NON-VOLATILE MEMORY SYSTEM AS AN ENABLER OF SMARTER WORLD	194
<i>Takashi Kono</i>	
STT-MRAM MEMORIES FOR IOT APPLICATIONS: CHALLENGES AND OPPORTUNITIES AT CIRCUIT LEVEL AND ABOVE	198
<i>Massimo Alioto</i>	
UTILIZING NVDIMM TO ALLEVIATE THE I/O PERFORMANCE GAP FOR BIG DATA WORKLOADS	199
<i>Zili Shao</i>	
THE ROAD TO A TRILLION: MAKING THE IOT WORK	200
<i>Rob Aitken</i>	
VIRTUAL REALITY: THE NEW ERA OF THE FUTURE WORLD	201
<i>Raymond Pao</i>	
Author Index	