

2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS 2017)

**Yokohama, Japan
19-21 April 2017**



**IEEE Catalog Number: CFP17COL-POD
ISBN: 978-1-5386-3829-3**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17COL-POD
ISBN (Print-On-Demand):	978-1-5386-3829-3
ISBN (Online):	978-1-5386-3828-6
ISSN:	2167-9657

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

SPACR64™ XII: Fujitsu's Latest 12 Core Processor for Mission Control Servers	1
<i>T. Maruyama</i>	
An Energy-Efficient Deep Learning Processor with Heterogeneous Multi-Core Architecture for Convolutional Neural Networks and Recurrent Neural Networks.....	4
<i>D. Shin, J. Lee, J. Lee, J. Lee, H.-J. Yoo</i>	
Intelligence Boosting Engine (IBE): a Hardware Accelerator for Processing Sensor Fusion and Machine Learning Algorithm for a Sensor Hub SoC	6
<i>M. Kee, S.-J. Lee, H.-S. Seon, J. Lee, G.-H. Park</i>	
Leveraging Asymmetric Body Bias Control for Low Power LSI Design	9
<i>H. Okuhara, A. Ahmed, J. Kuhn, H. Amano</i>	
An Adjacent-Line-Merging Writeback Scheme for STT-RAM Last-Level Caches.....	12
<i>M. Sato, Z. Sakai, R. Egawa, H. Kobayashi</i>	
An Application-Adaptive Data Allocation Method for Multi-Channel Memory	14
<i>T. Toyoshima, M. Sato, R. Egawa, H. Kobayashi</i>	
A 120 fps High Frame Rate Real-Time HEVC Video Encoder with Parallel Configuration Scalable to 4K.....	17
<i>Y. Omori, T. Onishi, H. Iwasaki, A. Shimizu</i>	
A 216 GOPS Flexible WDR Image Processor for ADAS SoC.....	20
<i>M. Mody, H. Sanghvi, N. Nandan, S. Dabral, R. Allu, R. Sagar, K. Chitnis, J. Jones, B. Jadhav, S. Shivalingappa, A. Dubey</i>	
Blackghost: An Ultra-Low-Power All-In-One 28nm CMOS SoC for Internet-of-Things	22
<i>Y. Pu, G. Samson, C. Shi, D. Park, K. Easton, R. Beraha, J. Hadi, M. Lin, E. Arvelo, J. Fatehi, J. Kumar, M. Derkalousdian, P. Aghera, A. Newham, H. Sheraji, K. Chatha, R. McLaren, V. Ganesan, S. Namasivayam, D. Butterfield, R. Shenoy, R. Attar</i>	
Low-Power Multi-Sensor System with Task Scheduling and Autonomous Standby Mode Transistion Control for IoT Applications	25
<i>M. Hayashikoshi, H. Noda, H. Kawai, K. Nii, H. Kondo</i>	
Body Bias Control for Renewable Energy Source with a High Inner Resistance.....	28
<i>K. Azegami, H. Okuhara, H. Amano</i>	
Author Index	