

# **2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS 2017)**

**Athens, Greece  
3-5 April 2017**



**IEEE Catalog Number: CFP1749D-POD  
ISBN: 978-1-5090-5314-8**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1749D-POD
ISBN (Print-On-Demand):	978-1-5090-5314-8
ISBN (Online):	978-1-5090-5313-1
ISSN:	2330-5738

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

S1.O2 Modeling and Design Considerations for Negative Capacitance Field-Effect Transistors	1
S1.O3 On quantum effects and Low Frequency Noise spectroscopy in Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures	5
S1.O4 First SOI Tunnel FETs with Low-Temperature Process	9
S1.O5 Impact of strain and traps on optimized n- and p-type TFETs	13
<a href="#">S2.I1 Micro and Nano transducers for autonomous sensing applications (Invited)</a>	17
S2.O2 Out-of-Equilibrium Body Potential Measurements in $\Psi$ -MOSFET for Biosensing	19
S2.O3 Electrical Characterization of Percolating Si-Nanonet FET for sensing applications	23
S2.O5 Hall-effect Mobility for a Selection of Natural and Synthetic 2D Semiconductor Crystals	27
<a href="#">S3. I1 About the intrinsic resistance variability in HfO<sub>2</sub>-based RRAM devices (Invited)</a>	31
S3.O2 ReRAM ON/OFF Resistance Ratio Degradation Due to Line Resistance Combined with Device Variability in 28nm FDSOI technology	35
S3.O3 Static Noise Margin Analysis of 8T TFET SRAM Cells Using a 2D Compact Model Adapted to Measurement Data of Fabricated TFET Devices	39
S3.O4 Design and Implementation Methodology of Energy-Efficient Standard Cell Memory with Optimized Body-Bias Separation in Silicon-on-Thin-BOX	43
S3.O5 Indium-Oxide Nanoparticles for Ox-RRAM in CMOS back-end-off-line	47
<a href="#">S4.I1 The mystery of the Z<sup>2</sup>-FET 1T-DRAM memory (Invited)</a>	51
S4.O2 Feasibility Demonstration of New e-NVM Cells Suitable for Integration at 28nm	53
S4.O3 Impact of carrier lifetime on Z <sup>2</sup> -FET operation	57
S5.O1 Low temperature performance of proton irradiated strained SOI FinFET	61
S5.O2 The MSET Transistor as IC Building-Block	64
S5.O3 A virtual SOI diode with electrostatic doping	67
S5.O4 MOSFETs in the VeSTIC process -fabrication and characterization	71
S6.O1 Silicon tunnel FET with average subthreshold slope of 55mV/dec at low drain currents	75
S6.O2 Performance and Transport Analysis of Vertically Stacked p-FET SOI Nanowires	79
S6.O3 Improved Analog Performance of SOI Nanowire nMOSFETs Self-Cascode through Back-Biasing	83
S6.O4 Dependence of MOSFETs threshold voltage variability on channel dimensions	87
S7.O1 Mechanical simulations of BOX creep for strained FDSOI	91
S7.O2 Impact of cryogenic temperature operation on static and low frequency noise behaviours of FD UTBOX nMOSFETs	95
<a href="#">S8.I1 Properties of III-V nanowires (Invited)</a>	99
S8.O2 Vertically Stacked Lateral Si <sub>80</sub> Ge <sub>20</sub> Nanowires Transistors for 5 nm CMOS Applications	101
S8.O3 Static and LF noise characterization of ultra-thin body InAs MOSFETs	105

S8.O4 Analysis of the transistor efficiency of Gas Phase Zn Diffusion In <sub>0.53</sub> Ga <sub>0.47</sub> As nTFETs at different temperatures	109
S9.I1 The Prospects of 2D Materials for Ultimately-Scaled CMOS ( <i>Invited</i> )	113
S9.O3 Evaluation of ONO compatibility with high-k metal gate stacks for future embedded flash products	117
S9.O4 Hydrogen Silsesquioxane Tri-Dimensional Advanced Patterning Concepts for High Density of Integration in sub-7 nm Nodes	120
S9.O5 Model 3D MOS capacitor system using regular arrays of vertical Si nanowires	124
S10.O1 Comparative study of non-linearities in 28 nm node FDSOI and Bulk MOSFETs	128
S10.O2 Sensitivity Analysis of C-V Global Variability for 28 nm FD-SOI	132
S10.O4 Strain-induced increase of electron mobility in ultra-thin InGaAs-OI MOS transistors	136
S11.O1 Compact Modeling of Intrinsic Capacitances in Double-Gate Tunnel-FETs	140
S11.O2 Assessment of Gate Leakage Mechanism utilizing Multi-Subband Ensemble Monte Carlo	144
S12.O1 Investigation of InAs/GaSb tunnel diodes on SOI	148
S12.O2 On the electron velocity-field relation in ultra-thin films of III-V compound semiconductors for advanced CMOS technology nodes	152
S12.O4 Modeling the Impact of 2D Hole Gas in a GaN/AlGaN/GaN Heterostructure P1 S-shaped Gate-All-Around MOSFETs for High Density Design	156
P2 C-shape silicon window nano MOSFET for reducing the short channel effects	160
P5 Effects of non-stoichiometry of silicon oxide layers in double barrier structure on high temperature annealing of ultrathin silicon layer	164
P6 Experiments and simulation of multilevel resistive switching in forming free Ti/TiO <sub>2-x</sub> RRAM devices	168
P8 Analog and RF analysis of gate all around silicon nanowire MOSFETs	172
P9 Experimental comparison between relaxed and strained Ge pFinFETs	176
P10 Layer Thickness Impact on Second Harmonic Generation Characterization of SOI Wafers	180
P11 Flexible Piezoelectric Transducers Based On A Pmma/Zno Nanowire Composite	184
P12 Analog parameters on pMOS SOI $\Omega$ -gate nanowire down to 10 nm width for different back gate bias	188
P13 Quantum Confined Model for a Novel Tri-Material Gate Stack Engineered Double Gate MOSFET	192
P14 Characterization of semiconductor structures using scanning microwave microscopy technique	196
P15 Back Enhanced (BE) SOI MOSFET under non-conventional bias conditions	200
P17 A reliable high performance nano SOI MOSFET by considering Quadruple silicon zones	204
P18 Is there a kink effect in FDSOI MOSFETs?	208
P19 Nanoscale electrical characterization of a varistor-like device fabricated with oxydized CVD graphene	212
P20 Multi-Subband Ensemble Monte Carlo simulations of scaled GAA MOSFETs	216
P21 FDSOI MOSFET threshold voltage characterization based on AC simulation and measurements	220
P22 Back-gate bias effect on FDSOI MOSFET RF Figures of Merits and Parasitic Elements	224

P24 Toward the integration of Si nanonets into FETs	231
P25 Si measurements: SiO <sub>x</sub> on Si	235