

2016 IEEE International 3D Systems Integration Conference (3DIC 2016)

**San Francisco, California, USA
8-11 November 2016**



**IEEE Catalog Number: CFP16DIC-POD
ISBN: 978-1-5090-1400-2**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16DIC-POD
ISBN (Print-On-Demand):	978-1-5090-1400-2
ISBN (Online):	978-1-5090-1399-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

DIE TO WAFER 3D STACKING FOR BELOW 10UM PITCH MICROBUMPS.....	1
<i>Jaber Derakhshandeh, Lin Hou, Inge De Preter, Carine Gerets, Samuel Suhard, Vikas Dubey, Geraldine Jamieson, Fumihiro Inoue, Tomas Webers, Pieter Bex, Giovanni Capuz, Eric Beyne, John Slabbekoorn, Teng Wang, Anne Jourdain, Gerald Beyer, Kenneth June Rebibis, Andy Miller</i>	
PREDICTED THERMAL STRESSES IN A TSV DESIGN.....	5
<i>Ephraim Suhir, Sung Yi</i>	
CONSIDERATIONS OF TSV EFFECTS ON NEXT-GENERATION SUPER-HIGH-SPEED TRANSMISSION AND POWER INTEGRITY DESIGN FOR 300A-CLASS 2.5D AND 3D PACKAGE INTEGRATION.....	9
<i>Makoto Suwada, Kazuhiro Kanai</i>	
THERMAL ANALYSIS OF MULTI-LAYER FUNCTIONAL 3D LOGIC STACKS	13
<i>M. Scheuermann, S. Tian, R. Robertazzi, M. Wordeman, C. Bergeron, H. Jacobson, P. Restle, J. Silberman, C. Tyberg</i>	
STUDY OF MOSFET THERMAL STABILITY WITH TSV IN OPERATION TEMPERATURE USING NOVEL 3D-LSI STRESS ANALYSIS	17
<i>Hideki Kitada, Hiroko Tashiro, Shoichi Miyahara, Takeshi Ishitsuka, Aki Dote, Shinji Tadaki, Tatsumi Nakada, Seiki Sakuyama</i>	
FROM 2D TO MONOLITHIC 3D PREDICTIVE DESIGN PLATFORM: AN INNOVATIVE MIGRATION METHODOLOGY FOR BENCHMARK PURPOSE.....	21
<i>Gérald Cibrario, Nour Ben Salem, Joris Lacord, Karim Azizi-Mourier, Olivier Rozeau, Etienne Maurin, Olivier Billoint, Sébastien Thuries, Alexandre Valentian</i>	
NOISE PERFORMANCE IMPROVEMENT THROUGH OPTIMIZED STACKED LAYER OF LINER STRUCTURE AROUND THE TSV IN 3D IC	26
<i>C. Hemanth Kumar, Asisa Kumar Panigrahi, Om Krishan Singh, Shiv Govind Singh</i>	
ANALYSIS OF GRAPHENE AND CNT BASED FINNED TTSV AND SPREADERS FOR THERMAL MANAGEMENT IN 3D IC	30
<i>Suraj Singh, Asisa Kumar Panigrahi, Om Krishan Singh, Shiv Govind Singh</i>	
CONTINUITY AND RELIABILITY ASSESSMENT OF A SCALABLE 3X50µM AND 2X40µM VIA-MIDDLE TSV MODULE.....	34
<i>Stefaan Van Huylbroeck, Yunlong Li, Michele Stucchi, Lieve Bogaerts, Joeri De Vos, Gerald Mohand Brouri, Praveen Nalla, Sanjay Gopinath, Matthew Thorum, Joe Richardson, Jengyi Yu</i>	
IMPORTANCE OF ALIGNMENT CONTROL DURING PERMANENT BONDING AND ITS IMPACT ON VIA-LAST ALIGNMENT FOR HIGH DENSITY 3D INTERCONNECTS.	38
<i>Joeri De Vos, Lan Peng, Alain Phommahaxay, Joost Van Ongeval, Andy Miller, Eric Beyne, Florian Kurz, Thomas Wagenleiter, Markus Wimlinger, Thomas Uhrmann</i>	
THROUGH-SUBSTRATE VIA (TSV) WITH EMBEDDED CAPACITOR AS AN ON-CHIP ENERGY STORAGE ELEMENT.....	43
<i>Ye Lin, Chuan Seng Tan</i>	
IMPACT OF TSV INTEGRATION ON 14NM FINFET DEVICE PERFORMANCE.....	47
<i>Luke England, Sureshwar Kannan, Rahul Agarwal, Daniel Smith</i>	
NOVEL INTER LAYER DIELECTRIC AND THERMAL TSV MATERIAL FOR ENHANCED HEAT MITIGATION IN 3-D IC	52
<i>Kumail Khurram, Asisa Kumar Panigrahi, Satish Bonam, Om Krishan Singh, Shiv Govind Singh</i>	
DESIGN AND ANALYSIS OF ON-INTERPOSER ACTIVE POWER DISTRIBUTION NETWORK FOR AN EFFICIENT SIMULTANEOUS SWITCHING NOISE SUPPRESSION IN 2.5D IC.....	56
<i>Subin Kim, Youngwoo Kim, Kyungjun Cho, Jinwook Song, Joungho Kim</i>	
THERMAL PERFORMANCE OF COOLCUBE™ MONOLITHIC AND TSV-BASED 3D INTEGRATION PROCESSES	61
<i>C. Santos, P. Vivet, S. Thuries, O. Billoint, J.-P. Colonna, P. Coudrain, L. Wang</i>	
FRONT-SIDE MID-LEVEL TUNGSTEN TSV INTEGRATION FOR HIGH-DENSITY 3D APPLICATIONS.....	66
<i>Brian Mattis, Lovelace Soirez, Catherine Bullock, Dave Martini, Sara Jensen, James Levy, Adam Jones</i>	
FRONT-SIDE MID-LEVEL TUNGSTEN TSV INTEGRATION FOR HIGH-DENSITY 3D APPLICATIONS.....	70
<i>Brian Mattis, Lovelace Soirez, Catherine Bullock, Dave Martini, Sara Jensen, James Levy, Adam Jones</i>	

THE INFLUENCE OF DEVICE MORPHOLOGY ON WAFER-LEVEL BONDING WITH POLYMER-COATED LAYER.....	74
<i>Hao-Wen Liang, Hsiu-Chi Chen, Chien-Hung Lin, Chia-Lin Lee, Shan-Chun Yang, Kuan-Neng Chen</i>	
RELIABILITY INVESTIGATION AND MECHANISM ANALYSIS FOR A NOVEL BONDING METHOD OF FLEXIBLE SUBSTRATE IN 3D INTEGRATION	78
<i>Yu-Tao Yang, Yu-Chen Hu, Kuan-Neng Chen</i>	
ANALOG-DIGITAL PARTITIONING AND COUPLING IN 3D-IC FOR RF APPLICATIONS	82
<i>Gilad Yahalom, Stacy Ho, Alice Wang, Uming Ko</i>	
ITAC: A COMPLETE 3D INTEGRATION TEST PLATFORM	86
<i>D. Lattard, L. Arnaud, A. Garnier, N. Bresson, F. Bana, R. Segaud, A. Jouve, H. Jacquinot, S. Moreau, K. Azizi-Mourier, C. Chantre, P. Vivet, G. Pillonnet, F. Casset, F. Ponthenier, A. Farcy, S. Lhostis, J. Michailos</i>	
3DIP: AN ITERATIVE PARTITIONING TOOL FOR MONOLITHIC 3D IC	90
<i>Guillaume Berhault, Melanie Brocard, Sebastien Thuries, Francois Galea, Lilia Zaourar</i>	
A 3D MULTI-LAYER CMOS-RRAM ACCELERATOR FOR NEURAL NETWORK.....	95
<i>Hantao Huang, Leibin Ni, Yuhao Wang, Hao Yu, Zongwei Wang, Yimao Cai, Ru Huang</i>	
INTERPOSER BASED INTEGRATION TO ACHIEVE HIGH SPEED INTERFACES FOR ADC APPLICATION	100
<i>Muhammad Waqas Chaudhary, Andy Heinig, Michael Dittrich</i>	
COPPER TSV-BASED DIE-LEVEL VIA-LAST 3D INTEGRATION PROCESS WITH PARYLENE-C ADHESIVE BONDING TECHNIQUE	104
<i>S. E. Kucuk Eroglu, W. Y. Choo, Y. Leblebici</i>	
IMPROVING THE INTEGRITY OF TI BARRIER LAYER IN CU- TSVS THROUGH SELF-FORMED TISIX FOR VIA-LAST TSV TECHNOLOGY	109
<i>Murugesan Mariappan, Jichel Bea, Takafumi Fukushima, Makoto Motoyoshi, Tetsu Tanaka, Mitsumasa Koyanagi</i>	
THE IMPACT OF 3D STACKING ON GPU-ACCELERATED DEEP NEURAL NETWORKS: AN EXPERIMENTAL STUDY	113
<i>William Wahby, Thomas Sarvey, Hardik Sharma, Hadi Esmaeilzadeh, Muhannad S. Bakir</i>	
LOW TEMPERATURE CMOS COMPATIBLE CU-CU THERMO-COMPRESSSION BONDING WITH CONSTANTAN ALLOY PASSIVATION FOR 3D IC INTEGRATION	117
<i>Asisa Kumar Panigrahi, Satish Bonam, Tamal Ghosh, Siva Rama Krishna Vanjari, Shiv Govind Singh</i>	
HIGH DENSITY BACKSIDE TUNGSTEN TSV FOR 3D STACKED ICS.....	121
<i>Reynard Blasa, Brian Mattis, Dave Martini, Sidi Lanee, Carl Petteway, Sangki Hong, Kangsoo Yi</i>	
IMPROVED NOISE COUPLING PERFORMANCE USING OPTIMIZED TEFLON LINER WITH DIFFERENT TSV STRUCTURES FOR 3D IC INTEGRATION.....	125
<i>Suraj Patil, Asisa Kumar Panigrahi, Satish Bonam, C. Hemanth Kumar, Om Krishan Singh, Shiv Govind Singh</i>	
NEW CONCEPT OF TSV FORMATION METHODOLOGY USING DIRECTED SELF-ASSEMBLY (DSA).....	129
<i>Takafumi Fukushima, Mariappan Murugesan, Shin Ohsaki, Hiroyuki Hashimoto, Jichoel Bea, Kang-Wook Lee, Tetsu Tanaka, Mitsumasa Koyanagi</i>	
3D FLOORPLAN REPRESENTATIONS: CORNER LINKS AND PARTIAL ORDER	133
<i>Fang Qiao, Ilgweon Kang, Daniel Kane, Fung-Yu Young, Chung-Kuan Cheng, Ronald Graham</i>	
HIGH-DENSITY AND LOW-LEAKAGE NOVEL EMBEDDED 3D MIM CAPACITOR ON SI INTERPOSER	138
<i>C. Roda Neve, M. Detalle, P. Nolmans, Yunlong Li, J. De Vos, G. Van Der Plas, G. Beyer, E. Beyne</i>	
TOWARDS HIGH DENSITY 3D INTERCONNECTIONS	142
<i>Séverine Cheramy, Amandine Jouve, Lucile Arnaud, Claire Fenouillet, Perrine Batude, Maud Vinet</i>	
WET CLEANING PROCESS FOR HIGH-YIELD VIA-LAST TSV FORMATION.....	144
<i>Naoya Watanabe, Haruo Shimamoto, Katsuya Kikuchi, Masahiro Aoyagi, Hidekazu Kikuchi, Azusa Yanagisawa, Akio Nakamura</i>	
NANO-SCALE CU DIRECT BONDING USING ULTRA-HIGH DENSITY CU NANO-PILLAR (CNP) FOR HIGH YIELD EXASCALE 2.5/3D INTEGRATION APPLICATIONS	148
<i>Kangwook. Lee, Ai Nakamura, Jicheol Bea, Takafumi Fukushima, Suresh Ramalingam, Xin Wu, Tanaka Tanaka, Mitsumasa Koyanagi</i>	
EXTREME WAFER THINNING OPTIMIZATION FOR VIA-LAST APPLICATIONS	153
<i>Anne Jourdain, Joeri De Vos, Fumihiro Inoue, Kenneth Rebibis, Andy Miller, Gerald Beyer, Eric Beyne, Edward Walsby, Jash Patel, Oliver Ansell, Janet Hopkins, Huma Ashraf, Dave Thomas</i>	
3 DIMENSIONAL STACKED PIXEL DETECTOR AND SENSOR TECHNOLOGY USING LESS THAN 3-μMF ROBUST BUMP JUNCTIONS	158
<i>Makoto Motoyoshi, Kohki Yanagimura, Taikoh Fushimi, Junichi Takanohashi, Mariappan Murugesan, Masahiro Aoyagi, Mitsumasa Koyanagi</i>	

3D TSV BASED HIGH FREQUENCY COMPONENTS FOR RF IC AND RF MEMS APPLICATIONS	162
<i>Montserrat Fernández-Bolaños, Wolfgang A. Vitale, Mariazel Maqueda López, Adrian M. Ionescu, Armin Klumpp, Reinhard Merkel, Josef Weber, Peter Ramm</i>	
DRASTIC REDUCTION OF KEEP-OUT-ZONE IN 3D-IC BY LOCAL STRESS SUPPRESSION WITH NEGATIVE-CTE FILLER	166
<i>Hisashi Kino, Takafumi Fukushima, Tetsu Tanaka</i>	
DESIGN CONSIDERATIONS FOR 2.5-D AND 3-D INTEGRATION ACCOUNTING FOR THERMAL CONSTRAINTS	170
<i>Yang Zhang, Xuchen Zhang, William Wahby, Muhannad S. Bakir</i>	
A FRONT-ILLUMINATED STACKED GLOBAL-SHUTTER CMOS IMAGE SENSOR WITH MULTIPLE CHIP-ON-CHIP INTEGRATION	175
<i>Kentaro Akiyama, Yusuke Oike, Yoshiaki Kitano, Junichiro Fjimagari, Wakiyama Satoru, Yorito Sakano, Takayuki Toyama, Hayato Iwamoto, Takayuki Ezaki, Takuya Nakamura, Tetsunori Imaizumi, Nonaka Yasuhiro</i>	
A POWER-AWARE LLC CONTROL MECHANISM FOR THE 3D-STACKED MEMORY SYSTEM	178
<i>Ryusuke Egawa, Wataru Uno, Masayuki Sato, Hiroaki Kobayashi, Jubee Tada</i>	
3D INTEGRATION AND CHALLENGES FOR ADVANCED RF AND MICROWAVE SYSTEMS: EDA PERSPECTIVE	182
<i>Rosa R. Lahiji, Timothy T. Lee, Warren P. Snapp</i>	
PHYSICAL DESIGN OF A 3D-STACKED HETEROGENEOUS MULTI-CORE PROCESSOR	185
<i>Randy Widialaksono, Rangeen Basu Roy Chowdhury, Zhenqian Zhang, Joshua Schabel, Steve Lipa, Eric Rotenberg, W. Rhett Davis, Paul Franzon</i>	
TOWARDS HIGH DENSITY 3D INTERCONNECTIONS	190
<i>S. Cheramy, A. Jouve, L. Arnaud, C. Fenouillet-Beranger, P. Batude, M. Vinet</i>	
HEAT SPREADING PACKAGING SOLUTIONS FOR HYBRID BONDED 3D-ICS	195
<i>R. Prieto, P. Coudrain, J. P. Colonna, Y. Hallez, C. Chancel, V. Rat, S. Dumas, G. Romano, R. Franiatte, C. Brunet- Manquiat, S. Cheramy, A. Farcy</i>	
SILICON-PACKAGE CO-VERIFICATION FOR 2.5D/3D APPLICATIONS	199
<i>Keith Felton, John Ferguson</i>	
LOW COST POLYIMIDE LINER FORMATION WITH VACUUM ASSISTED SPIN COATING FOR THROUGH-SILICON-VIAS	201
<i>Yangyang Yan, Ziyue Zhang, Zhiqiang Cheng, Lingfeng Zhou, Zhiming Chen, Yingtao Ding</i>	
TSV-DRIVEN 3D ICS: AN INNOVATIVE THERMAL-AWARE AND STRESS-RELIABLE DESIGN STRATEGY	206
<i>N/A</i>	
3D INTEGRATION AND CHALLENGES FOR ADVANCED RF AND MICROWAVE SYSTEMS: EDA PERSPECTIVE	210
<i>Rosa R. Lahiji, Timothy T. Lee, Warren P. Snapp</i>	
Author Index	