

2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL 2017)

**Novi Sad, Serbia
22-24 May 2017**



**IEEE Catalog Number: CFP17034-POD
ISBN: 978-1-5090-5497-8**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17034-POD
ISBN (Print-On-Demand):	978-1-5090-5497-8
ISBN (Online):	978-1-5090-5496-1
ISSN:	0195-623X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2017 IEEE 47th International Symposium on Multiple-Valued Logic

ISMVL 2017

Table of Contents

Message from the General Chairs.....	x
Message from the Program Chair.....	xi
Committee Lists.....	xiii
Reviewers	xv

Keynote Address 1

An Algorithm for Constraint Satisfaction Problem	1
<i>Dmitriy Zhuk</i>	

Signal Processing and VLSI Design

Analog-to-Digital Converters Using Not Multi-level But Multi-bit Feedback Paths	7
<i>Takao Waho</i>	
PAM-4 Eye Diagram Analysis and Its Monitoring Technique for Adaptive Pre-Emphasis for Multi-valued Data Transmissions	13
<i>Yasushi Yuminaka, Takuya Kitamura, and Yosuke Iijima</i>	
Fine-Grain Pipelined Reconfigurable VLSI Architecture Based on Multiple-Valued Multiplexer Logic	19
<i>Katsuhiko Shimabukuro and Michitaka Kameyama</i>	
A Novel Ternary Multiplier Based on Ternary CMOS Compact Model	25
<i>Yesung Kang, Jaewoo Kim, Sunmin Kim, Sunhae Shin, E-San Jang, Jae Won Jeong, Kyung Rok Kim, and Seokhyeong Kang</i>	

Algebra and Logic 1

Phase Semantics for Multilattice Formalism	31
<i>Norihiro Kamide</i>	

Median Based Calculus for Lattice Polynomials and Monotone Boolean Functions	37
<i>Pierre Mercuriali, Romain Péchoux, and Abdallah Saffidine</i>	
Posets of Minors of Functions in Multiple-Valued Logic	43
<i>Erkko Lehtonen and Tamás Waldhauser</i>	
Extending Ideal Paraconsistent Four-Valued Logic	49
<i>Norihiro Kamide</i>	

Spectral Techniques

On Fixed Points of the Reed-Muller-Fourier Transform	55
<i>Claudio Moraga, Radomir S. Stanković, Milena Stanković, and Suzana Stojković</i>	
Some Spectral Invariant Operations for Multiple-Valued Functions with Homogeneous Disjoint Products in the Polynomial Form	61
<i>Milena Stanković, Claudio Moraga, and Radomir S. Stanković</i>	
Properties of the Two-Sided RMF Spectrum of Matrices	67
<i>Claudio Moraga and Radomir S. Stanković</i>	
Towards the Gibbs Characterization of a Class of Quaternary Bent Functions	73
<i>Radomir S. Stanković, Milena Stanković, Jaakko T. Astola, and Claudio Moraga</i>	

Dedication Talk

Ivan Stojmenović — A Life Well-Spent in the Service of Science	79
<i>Dan A. Simovici</i>	

Clone Theory-Special Session in Memory of Ivan Stojmenović

On the Nonexistence of Minimal Strong Partial Clones	82
<i>Miguel Couceiro, Lucien Haddad, and Karsten Scholzel</i>	
On the Interval of Boolean Strong Partial Clones Containing Only Projections as Total Operations	88
<i>Miguel Couceiro, Lucien Haddad, Victor Lagerqvist, and Biman Roy</i>	
A Note on Intervals of Slupecki Partial Clones	94
<i>Lucien Haddad and Karsten Scholzel</i>	
Three Classes of Closed Sets of Monomials	100
<i>Hajime Machida and Jovanka Pantović</i>	

Fuzzy Logic

Hintikka Style Game Rules for Semi-Fuzzy Quantifiers	106
<i>Christian G. Fermueller and Matthias F. J. Hofer</i>	
Term Models of Horn Clauses over Rational Pavelka Predicate Logic	112
<i>Vicent Costa and Pilar Dellunde</i>	

Non-Deterministic Matrices in Action: Expansions, Refinements, and Rexpansions	118
<i>Arnon Avron and Yoni Zohar</i>	

Design for Security

Physical Unclonable Functions Based on Carbon Nanotube FETs	124
<i>Mona Moradi, Sha Tao, and Reza Faghieh Mirzaee</i>	
TVL-TRNG: Sub-Microwatt True Random Number Generator Exploiting Metastability in Ternary Valued Latches	130
<i>Sha Tao and Elena Dubrova</i>	
A Systematic Design of Tamper-Resistant Galois-Field Arithmetic Circuits Based on Threshold Implementation with $(d + 1)$ Input Shares	136
<i>Rei Ueno, Naofumi Homma, and Takafumi Aoki</i>	

Keynote Address 2

Deep Learning for Autonomous Vehicles	142
<i>Branislav Kisačanić</i>	

Algorithms and Computational Complexity

Discovery of Multiple-Valued Bent Functions in Galois Field and Reed-Muller-Fourier Domains	143
<i>Milos Radmanović and Radomir S. Stanković</i>	
Fast Computation of the Discrete Pascal Transform	149
<i>Dušan B. Gajić and Radomir S. Stanković</i>	
Exploiting Many-Valued Variables in MaxSAT	155
<i>Josep Argelich, Chu Min Li, and Felip Manyà</i>	
An Exact Optimization Algorithm for Linear Decomposition of Index Generation Functions	161
<i>Shinobu Nagayama, Tsutomu Sasao, and Jon T. Butler</i>	
Algebraic and Combinatorial Methods for Reducing the Number of Variables of Partially Defined Discrete Functions	167
<i>Jaakko T. Astola, Pekka Astola, Radomir S. Stanković, and Ioan Tabus</i>	

Reversible Computing

Skiping Embedding in the Design of Reversible Circuits	173
<i>Alwin Zulehner and Robert Wille</i>	
Exact Synthesis of Ternary Reversible Functions Using Ternary Toffoli Gates	179
<i>Abhoy Kole, P. Mercy Nesa Rani, Kamalika Datta, Indranil Sengupta, and Rolf Drechsler</i>	

Extensions to the Reversible Hardware Description Language SyReC	185
<i>Zaid Alwardi, Robert Wille, and Rolf Drechsler</i>	

Study of Reversible Ternary Functions with Homogeneous Component Functions	191
<i>Paweł Kerntopf, Krzysztof Podlaski, Claudio Moraga, and Radomir S. Stanković</i>	

Keynote Address 3

Index Generation Functions: Minimization Methods	197
<i>Tsutomu Sasao</i>	

Quantum and Stochastic Computing

Natural Deduction for Connexive Paraconsistent Quantum Logic	207
<i>Norihiro Kamide</i>	
Study of GPU Acceleration in Genetic Algorithms for Quantum Circuit Synthesis	213
<i>Martin Lukac and Georgiy Krylov</i>	
On the Fault Tolerance of Stochastic Decoders	219
<i>Assem Hussein, Mohamed Elmasry, and Vincent Gaudet</i>	
Evaluation of Stochastic Cascaded IIR Filters	224
<i>Naoya Onizawa, Shunsuke Koshita, Shuichi Sakamoto, Masayuki Kawamata, and Takahiro Hanyu</i>	

Algebra and Logic 2

The Groupoid-Based Logic for Lattice Effect Algebras	230
<i>Ivan Chajda, Helmut Länger, and Jan Paseka</i>	
Centralizing Monoids and the Arity of Witnesses	236
<i>Hajime Machida and Ivo G. Rosenberg</i>	
Computing Uniform Interpolants in Nilpotent Minimum Logic	242
<i>Diego Valota</i>	
Nomura Parameters for S-Threshold Functions	248
<i>Ivan Prokić and Jovanka Pantović</i>	

Decision Diagrams

Error Bounded Exact BDD Minimization in Approximate Computing	254
<i>Saman Froehlich, Daniel Große, and Rolf Drechsler</i>	
Multi-valued Decision Diagrams for k-Out-of-n Three-State Systems	260
<i>Miroslav Kvassay, Elena Zaitseva, Vitaly Levashenko, and Jozef Kostolny</i>	
A Random Forest Using a Multi-valued Decision Diagram on an FPGA	266
<i>Hiroki Nakahara, Akira Jinguji, Simpei Sato, and Tsutomu Sasao</i>	

Logic and Physical Synthesis

Classifying Functions with Exact Synthesis	272
<i>Winston Haaswijk, Eleonora Testa, Mathias Soeken, and Giovanni De Micheli</i>	
OR-Inverter Graphs for the Synthesis of Optical Circuits	278
<i>Arighna Deb, Robert Wille, and Rolf Drechsler</i>	
CMOS-Compatible Ternary Device Platform for Physical Synthesis of Multi-valued Logic Circuits	284
<i>Sunhae Shin, Esan Jang, Jae Won Jeong, and Kyung Rok Kim</i>	
Author Index	290