

# **2017 IEEE International Interconnect Technology Conference (IITC 2017)**

**HsinChu, Taiwan**  
**16-18 May 2017**



**IEEE Catalog Number:** CFP17ITR-POD  
**ISBN:** 978-1-5090-6475-5

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17ITR-POD
ISBN (Print-On-Demand):	978-1-5090-6475-5
ISBN (Online):	978-1-5090-6474-8
ISSN:	2380-632X

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

	<b>Title</b>	<b>Author</b>
2.2	Reliable Airgap BEOL Technology in Advanced 48 nm Pitch Copper/ULK Interconnects for Substantial Power and Performance Benefits 1	C. Penny, S. Gates, B. Peethala, J. Lee, D. Priyadarshini, S. Nguyen, P. McLaughlin, E. Liniger, C.-K. Hu, L. Clevenger, T. Hook, H. Shobha, P. Kerber, I. Seshadri, J. Chen, D. Edelstein, R. Quon, G. Bonilla, V. Paruchuri, and E. Huang
2.3	N5 Technology Node Dual-Damascene Interconnects Enabled Using Multi Patterning 5	B. Briggs, C. J. Wilson, K. Devriendt, M. H. van der Veen, S. Decoster, S. Paolillo, J. Versluijs, E. Kesters, F. Sebaai, N. Jourdan, Z. El-Mekki, N. Heylen, P. Verdonck, Danny Wan, O. Varela Pedreira, K. Croes, S. Dutta, J. Ryckaert, A. Mallik, S. Lariviere, J. Bömmels, Zs. Tókei
2.4	Advanced Patterning Approaches for Cu/Low-k interconnects 8	C.H. Tsai, C.J. Lee, C.H. Huang, Jay Wu, H.W. Tien, H.C. Yao, Y.C. Wang, S.L. Shue and M. Cao
2.5	Planarity Considerations in the SADP Scheme for Advanced BEOL Application 11	James Hsueh-Chung Chen <sup>1</sup> , Terry A. Spooner <sup>1</sup> , Jason E. Stephens <sup>2</sup> , Shao Beng Law <sup>2</sup> , Genevieve Beique <sup>2</sup> , Ben Kim <sup>2</sup> , Martin O'Toole <sup>2</sup> , Louis Lanzerotti <sup>2</sup> , Steven Leibiger <sup>2</sup> , E. Todd Ryan <sup>2</sup> , Shreesh Narasimha <sup>2</sup> , and Craig Child <sup>2</sup>
3.1	Impact of Pattern Collapse on Future Micro/Nano Fabrication 14	Xiao Hu Liu
3.2	Modeling of Tone Inversion Process Flow for N5 Interconnect to Characterize Block Tip to Tip 17	S. Guissi, W. F. Clark, A. Juncker, J. Ervin, K. Greiner, D. Fried, B. Briggs*, K. Devriendt*, F. Sebaai*, A. Charley*, C. J. Wilson*, J.
3.3	Layout Based Monte-Carlo Simulation (LBMCS) for Complex Back End of Line (BEOL) Design Rule Study 20	Dongbing Shao, L. A. Clevenger, Shyng-Tsong Chen, Robert Wong
4.1	Ultralow Resistive Wrap Around Contact to Scaled FinFET Devices by using ALD-Ti Contact Metal 23	S-A. Chew <sup>1</sup> , H. Yu <sup>1,2</sup> , M. Schaekers <sup>1</sup> , S. Demuynck <sup>1</sup> , G. Mannaert <sup>1</sup> , E. Kunnen <sup>1</sup> , E. Rosseel <sup>1</sup> , A. Hikavyy <sup>1</sup> , A. Dangol <sup>1</sup> , K. De Meyer <sup>1,2</sup> , D. Mocuta <sup>1</sup> , N. Horiguchi <sup>1</sup> , G. Leusink <sup>3</sup> , C. Wajda <sup>3</sup> , T. Hakamata <sup>3</sup> , T. Hasegawa <sup>3</sup> , K. Tapily <sup>3</sup> and R. Clark <sup>3</sup>
4.2	Transistors on two-dimensional semiconductors: contact resistance limited by the contact edges 26	G. Arutchelvan <sup>1,2</sup> , P. Matagne <sup>1</sup> , C. Lockhart de la Rosa <sup>1,2</sup> , S. Sutar <sup>1</sup> , S. De Gendt <sup>1,2</sup> , M. Heyns <sup>1,2</sup> , I. Radu <sup>1</sup>
5.2	Ultra-thin ALD-MnN Barrier for Low Resistance Advanced Interconnect Technology 29	Shin-Yi Yang, Ming-Han Lee, Ching-Fu Yeh, Shih-Kang Fu, Yu-Chen Chan,
5.3	Metallurgical and Electrical Characterization of Ultrathin CoTi <sub>x</sub> Liner/Barrier for Cu Interconnects 32	Maryamsadat Hosseini and Junichi Koike
5.4	Cobalt Fill for Advanced Interconnects 35	Nikolaos Bekiaris, Zhiyuan Wu, He Ren, Mehul Naik, Jin Hee Park, Mark Lee, Tae Hong Ha, Wenting Hou, Jonathan R. Bakke, Max Gage, You Wang, Jianshe Tang

5.5	Methods to lower the resistivity of ruthenium interconnects at 7 nm node and beyond 38	Xunyuan Zhang <sup>1</sup> , Huai Huang <sup>2</sup> , Raghuveer Patlolla <sup>2</sup> , Frank W. Mont <sup>1</sup> , Xuan Lin <sup>1</sup> , Mark Raymond <sup>1</sup> , Cathy Labelle <sup>1</sup> , E. Todd Ryan <sup>1</sup> , Donald Canaperi <sup>2</sup> , Theodore E. Standaert <sup>2</sup> , Terry Spooner <sup>2</sup> , Griselda Bonilla <sup>2</sup> , Daniel Edelstein <sup>2</sup> .
8.1	Opportunities for Further BEOL Technology Scaling using Power-Law IMD TDDB model on 10/14nm BEOL Process Technologies and Beyond 41	Tae-Young Jeong, Jinseok Kim, Myungsoo Yeo, Jonghyuk Park, Miji Lee, Sari Windu, Hyunjun Choi, Yuri Choi, Yunkyoung Jo, Mi-ji Lee and Sangwoo Pae
8.2	Considering Percolation Path Growth in Low-k Dielectric TDDB Measurements 44	C. Wu, Y. Li, Zs. Tókei, and K. Croes
9.2	Electromigration and resistivity in on-chip Cu, Co and Ru damascene nanowires 47	C.-K. Hu, J. Kelly, J. H.-C Chen, H. Huang, Y. Ostrovski, R. Patlolla, B. Peethala, P. Adusumilli, T. Spooner, L. M. Gignac, J. Bruley, C. Breslin, S. A. Cohen, G. Lian, M. Ali, R. Long Jr, G. Hornicek, T. Kane, V. Kamineni*, X. Zhang*, F. Mont* and S. Siddiqui*
9.3	Study of electromigration mechanisms in 22nm half-pitch Cu interconnects by 1/f noise measurements 50	S. Beyne <sup>1,2</sup> , K. Croes <sup>2</sup> , M. H. van der Veen <sup>2</sup> , O. Varela Pedreira <sup>2</sup> , Q. Qi <sup>1</sup> , I. De Wolf <sup>1,2</sup> and Zs. Tókei <sup>2</sup>
10.3	Spin waves for interconnect applications 53	F. Ciubotaru <sup>1</sup> , O. Zografos <sup>1</sup> , G. Talmelli <sup>1</sup> , C. Adelmann <sup>1</sup> , I.P. Radu <sup>1</sup> , T. Fischer <sup>2</sup> , A. Chumak <sup>2</sup> , P. Pirro <sup>2</sup> , B. Hillebrands <sup>2</sup> and T. Devolder <sup>3</sup>
11.2	Segment Removal Strategy in SAQP Technology for Advanced BEOL Application 57	James Hsueh-Chung Chen <sup>1</sup> , Terry A. Spooner <sup>1</sup> , Jason E Stephens <sup>2</sup> , Martin O'Toole <sup>2</sup> , Nicholas LiCausi <sup>2</sup> , Ben Kim <sup>2</sup> , Shreesh Narasimha <sup>2</sup> , and Craig Child <sup>2</sup>
11.3	Wide Range Tuning of Titanium Nitride Sheet Resistance for Thin Film Resistors 60	Dirk Wolansky
11.4	Tungsten Corrosion and Recess Improvement by Feasible Slurry and Clean Chemical in WCMP Process 63	Kuang-Wei Chen*, Chun-Fu Chen, Yung-Tai Hung, Tuung Luoh, Ling-Wuu Yang , Tahone Yang and Kuang-Chao Chen
11.5	RDL layout pattern reliability analysis and optimization with TCAD stress modeling 66	Tzu Chen Wang <sup>1</sup> , Chih Chieh Yeh <sup>1</sup> , Xiaopeng Xu <sup>1</sup> , Karim El Sayed <sup>1</sup> , Chun-Hung Steven Lin <sup>2</sup>
11.6	Fabrication and Characterization of Copper Nanowires with Dense Nanoscale Twin Boundaries 69	Wei-Lun Weng*, Wen-Hao Lai, Jheng-Syun, Lee, Chien-Neng Liao
11.7	Integration Challenges of Low Temperature BEOL Interconnects 72	Bharat Bhushan <sup>1</sup> , Yi Jiang <sup>1</sup> , Wanbing Yi <sup>1</sup> , Juan Boon Tan <sup>1</sup> , Zhehui Wang <sup>1</sup> , Chin Chuan Neo <sup>1</sup> , Guoqing Lin <sup>1</sup> , Kah Wee <sup>1</sup> , Ju Dy <sup>1</sup> , Yew Tuck Chow <sup>1</sup> , Francis Poh <sup>1</sup> , Danny Shum <sup>1</sup> , Kerry Nagel <sup>2</sup> , Sarin Deshpande <sup>2</sup> , Moazzem Hossain <sup>2</sup> , Sanjeev Aggarwal <sup>2</sup>

11.8	Reliability of Hybrid Bond Interconnects 75	J.P. Gambino <sup>1</sup> , R. Winzenread <sup>1</sup> , K. Thomas <sup>1</sup> , R. Muller <sup>1</sup> , H. Truong <sup>1</sup> , D. Defibaugh <sup>1</sup> , D. Price <sup>1</sup> , K. Goshima <sup>1</sup> , T. Hirano <sup>1</sup> , Y. Watanabe <sup>1</sup> , M. Breen <sup>2</sup> , N. Oldham <sup>2</sup>
11.9	3D Stacking Cobalt and Nickel Microbumps and Kinetics of Corresponding IMCs at Low Temperatures 78	Inge De Preter, Jaber Derakhshandeh, Fuya Nagano, Shamin Houshmand Sharifi, Lin Hou, Pieter Bex, Samuel Suhard, Toshiaki Shibata <sup>a</sup> , Yukinori Oda <sup>a</sup> , Shigeo Hashimoto <sup>a</sup> , Ruben Lieten <sup>b</sup> , Kenneth June Rebibis, Andy Miller, Gerald Beyer, Eric Beyne,
11.10	Pure Co films of low resistivity and high conformality by low temperature thermal CVD/ALD using novel Co precursors 81	Raphael Rochat, Ivan Oschepkov, Changhee Ko
11.12	Microreplicated CMP Pad for RMG and MOL Metallization 84	Wei-Tsu Tseng, Changhong Wu, James Hagan, <sup>1</sup> Yanni Wang, <sup>2</sup> Hong Lin, <sup>1</sup> Ja-Hyung Han, Dinesh Koli
11.13	Tri-Layer Nanoindentation for Mechanical Characterization of Ultra-Low-K Dielectrics 87	Tingge Xu <sup>1</sup> , Yingjie Du <sup>1</sup> , Hongbing Lu <sup>1</sup> , Xiao Hu Liu <sup>2</sup> , Thomas M. Shaw <sup>2</sup> and Griselda Bonilla <sup>2</sup>
11.14	Middle of Line RC Performance Study at the 7 nm Node 90	Susan Su-Chen Fan, James Hsueh-Chung Chen, *Vimal Kumar Kamineni, *Xunyuan Zhang, *Mark Raymond and *Cathy Labelle
11.16	Growth rate of IMC in the binary systems of Co/Sn and Cu/Sn 93	Fuya Nagano, Masanori Kajihara, *Jaber Derakhshandeh, *Lin Hou, *Myriam Van De Peer, *Inge De Preter, *Shamin Houshmand Sharifi, *Kenneth June Rebibis, *Andy Miller, *Gerald Beyer and *Eric Beyne
11.17	Feasibility study of Cu paste printing technique to fill deep via holes for low cost 3D TSV applications 96	Hoang Tri Hai, Kang-Wook Lee, Daisuke Ando, Yuji Sutou, Mitsumasa Koyanagi, and Junichi Koike
11.19	Minimized Hysteresis and Low Parasitic Capacitance TSV with PBO (Polybenzoxazole) Liner to Achieve Ultra-High-Speed Data Transmission 99	Hisashi Kino, Masataka Tashiro, Yohei Sugawara, Seiya Tanikawa, Takafumi Fukushima, and Tetsu Tanaka
11.20	Evaluation of Contact Resistivity of PtHfSi to p-Si(100) with Dopant Segregation Process 102	Shun-ichiro Ohmi, Yuya Tsukamoto, Weiguang Zuo and Yasushi Masahiro*
11.21	Low temperature atomic layer deposition of Ru thin films using a new carbonyl-based Ru precursor and non-oxidizing reactants; Applications to the seed layer for Cu metallization 105	Hyun-Jung Lee <sup>a,b</sup> , Shunichi Nabeya <sup>a,c</sup> , Tae Eun Hong <sup>d</sup> , Ryosuke Harada <sup>c</sup> , and Soo-Hyun Kim <sup>a</sup>
11.22	Methodologies for Evaluating Post-Etching Damage in Ultra-low-k Dielectrics and New Chemistry for Damage 108	Chih-Yu Hsu and Peng Shen
11.24	Identifying Wafer Fabrication Defect Signatures 111	Kamal Taha

12.2	Cobalt/Copper Composite Interconnects for Line Resistance Reduction in both Fine and Wide Lines 114	T. Nogami, R. Patlolla, J. Kelly, B. Briggs, H. Huang, J. Demarest, J. Li, R. Hengstebeck, X. Zhang <sup>1</sup> , G. Lian, B. Peethala, P. Bhosale, J. Maniscalco, H. Shobha, S. Nguyen, P. McLaughlin, T. Standaert, D. Canaperi, D. Edelstein, and V. Paruchuri
12.3	Cobalt Interconnect on Same Copper Barrier Process Integration at the 7nm node 117	Frank W. Mont <sup>1</sup> , Xunyuan Zhang <sup>1</sup> , Wei Wang <sup>2</sup> , James J. Kelly <sup>2</sup> , Theodorus E. Standaert <sup>2</sup> , Roger Quon <sup>2</sup> , E. Todd Ryan <sup>1</sup>
12.4	Feasibility Study for Fully Self Aligned Via in 5nm Node BEOL 120	Gayle Murdoch, Jürgen Bömmels, Christopher J. Wilson, Khashayar Babaei Gavan, Quoc Toan Le, Zsolt Tókei and William Clark*
13.3	A Novel Role for SiCN to Suppress H2O Outgas from TEOS oxide films in Hybrid Bonding 124	T. Ueda, M. Tetani, Y. Morinaga, M. Hamada, M. Takeuchi, K. Ichinose, S. Uya, H. Yano, N. Sato, and S. Matsumoto
14.1	Interconnect Design for Evolutionary, and Revolutionary Transistor Technologies 127	Divya Madapusi Srinivas Prasad and Azad Naeemi
14.2	Replacing Copper Interconnects with Graphene at a 7-nm Node 130	Ning C. Wang <sup>1,2</sup> , Saurabh Sinha <sup>2</sup> , Brian Cline <sup>2</sup> , Chris D. English <sup>1</sup> , Greg Yeric <sup>2</sup> , Eric Pop <sup>1</sup>
14.3	Resistance Contributions to Copper Interconnects 133	C. Witt <sup>1</sup> , F. Baumann <sup>1</sup> , E. Huang <sup>2</sup> , D. Rath <sup>2</sup>
15.2	Microstructure Modulation for Resistance Reduction in Copper Interconnects 136	C.-C. Yang, T. Spooner, P. McLaughlin, C.K. Hu, H. Huang, Y. Mignot, M. Ali, G. Lian, R. Quon, T. Standaert and D. Edelstein
15.3	Ruthenium interconnects with 58 nm <sup>2</sup> cross-section area using a metal-spacer process 139	Shibesh Dutta, <sup>1,2</sup> Shreya Kundu, <sup>1</sup> Lianggong Wen, <sup>1</sup> Geraldine Jamieson, <sup>1</sup> Kristof Croes, <sup>1</sup> Anshul Gupta, <sup>1</sup> Jürgen Bömmels, <sup>1</sup> Christopher J. Wilson, <sup>1</sup> Christoph Adelmann, <sup>1</sup> and Zsolt Tókei <sup>1</sup>
15.4	Resistivity of copper interconnects at 28 nm pitch and copper cross-sectional area below 100 nm <sup>2</sup> 142	A. Pyzyna, H. Tsai, M. Lofaro, L. Gignac, H. Miyazoe, R. Bruce, C. M. Breslin, M. Brink, D. Klaus, M. Guillorn, C. Lavoie, K. P. Rodbell, D.-G. Park, E. Joseph