

# **2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD 2017)**

**Sapporo, Japan  
28 May – 1 June 2017**



IEEE Catalog Number: CFP17ISP-POD  
ISBN: 978-1-5090-5172-4

**Copyright © 2017, The Institute of Electrical Engineers of Japan  
All Rights Reserved**

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17ISP-POD
ISBN (Print-On-Demand):	978-1-5090-5172-4
ISBN (Online):	978-4-88686-096-5
ISSN:	1063-6854

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TECHNICAL PROGRAM

---

---

### **Opening Remarks**

**Monday, May 29, 9:20-9:40**

M. Mori, *Hitachi, Ltd.*

### **Plenary 1**

**Monday, May 29, 9:40-10:50**

Chair: M. Mori, *Hitachi, Ltd.*

Co-chair: J. Shen, *Illinois Institute of Technology*

**PL1-1 Power Electronics as the Enabling Technology for Sustainable Energy in the Smart City**

J. Driesen

*Katholieke Universiteit Leuven / EnergyVille, Belgium*

**PL1-2 The Future Vision of Industrial Robot**

K. Yasuda

*Yaskawa Electric Corp., Japan*

### **Plenary 2**

**Monday, May 29, 11:10-12:20**

Chair: I. Omura, *Kyushu Institute of Technology*

Co-chair: K. Sheng, *Zhejiang University*

**PL2-1 Application Opportunities and Expectations for Wide Bandgap Power Devices in Power Supply**

Z. Zhao, C. Cai and T. Wang

*Delta Electronics (Shanghai) Co., Ltd., China*

**PL2-2 GaN Power IC Technology: Past, Present, and Future**

D. Kinzer

*Navitas Semiconductor, USA*

### **Session 1: Power ICs: Isolated and High-Speed Drivers**

**Monday, May 29, 13:50-15:30**

Chair: O. Trescases, *University of Toronto*

Co-chair: H. Fujii, *Renesas Electronics Corporation*

**1-1 Challenges in Reliably Driving GaN Devices (Invited)**

P.L. Broehlin

*Texas Instruments Incorporated, USA*

**1-2 Power Electronics 2.0: IoT-Connected and AI-Controlled**

**Power Electronics Operating Optimally for Each User**

**(Invited)**

M. Takamiya<sup>1</sup>, K. Miyazaki<sup>1</sup>, H. Obara<sup>2,3</sup>, T. Sai<sup>1</sup>,

K. Wada<sup>2</sup> and T. Sakurai<sup>1</sup>

<sup>1</sup>*University of Tokyo, Japan*, <sup>2</sup>*Tokyo Metropolitan*

*University, Japan and* <sup>3</sup>*Yokohama National University,*

*Japan*

**1-3 A 1 W Power Consumption GaN-Based Isolated Gate Driver for a 1.0 MHz GaN Power System**

S. Che, S. Nagai, N. Negoro, Y. Kawai, O. Tabata,  
S. Enomoto, Y. Anda and T. Hatsuda  
*Panasonic Corporation, Japan*

**1-4 High Speed Digital Optical Signal Transfer for Power Transistor Gate Driver Applications**

D. Colin<sup>1</sup> and N. Rouger<sup>2</sup>  
<sup>1</sup>*Univ. Grenoble Alpes, France* and <sup>2</sup>*Université de Toulouse, France*

**Session 2: SiC Diodes**

**Monday, May 29, 15:45-17:25**

Chair: P. Godignon, *CNM Barcelona*

Co-chair: K.-Y. Lee, *National Taiwan University*

**2-1 6.5 kV Schottky-Barrier-Diode-Embedded SiC-MOSFET for Compact Full-Unipolar Module**

K. Kawahara, S. Hino, K. Sadamatsu, Y. Nakao,  
Y. Yamashiro, Y. Yamamoto, T. Iwamatsu, S. Nakata,  
S. Tomohisa and S. Yamakawa  
*Mitsubishi Electric Corporation, Japan*

**2-2 High Efficiency High Reliability SiC MOSFET with Monolithically Integrated Schottky Rectifier**

F.-J. Hsu, C.-T. Yen, C.-C. Hung, H.-T. Hung, C.-Y. Lee,  
L.-S. Lee, Y.-F. Huang, T.-L. Chen and P.-J. Chuang  
*Hestia Power Incorporated, Taiwan*

**2-3 SiC MOSFET with Built-in SBD for Reduction of Reverse Recovery Charge and Switching Loss in 10-kV Applications**

H. Jiang<sup>1,2</sup>, J. Wei<sup>3</sup>, X. Dai<sup>1,2</sup>, C. Zheng<sup>1,2</sup>, M. Ke<sup>1</sup>,  
X. Deng<sup>4</sup>, Y. Sharma<sup>1</sup>, I. Deviny<sup>1</sup> and P. Mawby<sup>5</sup>

<sup>1</sup>*Dynex Semiconductor Ltd., UK*, <sup>2</sup>*Zhuzhou CRRC Times Electric Co., Ltd., China*, <sup>3</sup>*Hong Kong University of Science and Technology, Hong Kong*, <sup>4</sup>*University of Electronic Science and Technology of China, China* and <sup>5</sup>*University of Warwick, UK*

**2-4 Experimental Investigation of SiC 6.5kV JBS Diodes Safe Operating Area**

A. Mihaila<sup>1</sup>, E. Bianda<sup>1</sup>, L. Knoll<sup>1</sup>, U. Vemulapati<sup>1</sup>,  
L. Kranz<sup>1</sup>, G. Alfieri<sup>1</sup>, V. Soler<sup>2</sup>, P. Godignon<sup>2</sup>,  
C. Papadopoulos<sup>1</sup> and M. Rahimo<sup>1</sup>

<sup>1</sup>*ABB Switzerland Ltd., Switzerland* and <sup>2</sup>*Consejo Superior de Investigaciones Científicas, Spain*

### **Session 3: IGBTs**

**Tuesday, May 30, 8:45-10:25**

Chair: T. Minato, *Mitsubishi Electric Corporation*

Co-chair: T. Laska, *Infineon Technologies*

**3-1 A Novel Hybrid Power Module with Dual Side-Gate HiGT and SiC-SBD**

Y. Takeuchi, T. Miyoshi, T. Furukawa, M. Shiraishi and M. Mori

*Hitachi, Ltd., Japan*

**3-2 Conductivity Modulation in the Channel Inversion Layer of Very Narrow Mesa IGBT**

M. Tanaka<sup>1</sup> and A. Nakagawa<sup>2</sup>

<sup>1</sup>*Nihon Synopsys G.K., Japan* and <sup>2</sup>*Nakagawa Consulting Office, LLC, Japan*

**3-3 Hole Path Concept for Low Switching Loss and Low EMI Noise with High IE-Effect**

M. Sawada<sup>1</sup>, Y. Sakurai<sup>1</sup>, K. Ohi<sup>1</sup>, Y. Ikura<sup>1</sup>, Y. Onozawa<sup>1</sup>, T. Yamazaki<sup>1</sup> and Y. Nabetani<sup>2</sup>

<sup>1</sup>*Fuji Electric Co., Ltd, Japan* and <sup>2</sup>*University of Yamanashi, Japan*

**3-4 A New Sub-Micron Trench Cell Concept in Ultrathin Wafer Technology for Next Generation 1200 V IGBTs**

C. Jaeger<sup>1</sup>, A. Philippou<sup>1</sup>, A. Vellei<sup>2</sup>, J.G. Laven<sup>1</sup> and A. Härtl<sup>1</sup>

<sup>1</sup>*Infineon Technologies AG, Germany* and <sup>2</sup>*Infineon Technologies Austria AG, Austria*

### **Session 4: Low Voltage Devices & Power IC Device Technology**

**Tuesday, May 30, 10:40-12:20**

Chair: P. Rutter, *Nexperia*

Co-chair: N. Fujishima, *Fuji Electric Co., Ltd.*

**4-1 A 90nm Bulk BiCDMOS Platform Technology with 15-80V LD-MOSFETs for Automotive Applications**

H. Fujii<sup>1</sup>, S. Tokumitsu<sup>1</sup>, T. Mori<sup>1</sup>, T. Yamashita<sup>2</sup>, T. Maruyama<sup>2</sup>, T. Maruyama<sup>2</sup>, Y. Maruyama<sup>1</sup>, S. Nishimoto<sup>1</sup>, H. Arie<sup>1</sup>, S. Kubo<sup>1</sup> and T. Ipposhi<sup>1</sup>

<sup>1</sup>*Renesas Semiconductor Manufacturing Co., Ltd., Japan* and <sup>2</sup>*Renesas Electronics Corporation, Japan*

**4-2 High/Low-Side Hybrid Output Transistor with High Thermal-SOA**

S. Wada<sup>1</sup>, K. Ikegaya<sup>2</sup>, T. Oshima<sup>2</sup> and Y. Kobayashi<sup>2</sup>

<sup>1</sup>*Hitachi, Ltd., Japan* and <sup>2</sup>*Hitachi Automotive Systems, Japan*

**4-3 Trench Schottky Rectifiers with Non-Uniform Trench Depths**

M. Mudholkar, M.T. Quddus, Y. Kalderon,

M. Thomason and A. Salih

*ON Semiconductor, USA*

**4-4 A Composite Structure Named Self-Adjusted Conductivity Modulation SOI-LIGBT with Low On-State Voltage**

W. Sun<sup>1</sup>, J. Zhu<sup>1</sup>, Z. Yang<sup>1</sup>, F. Bian<sup>1</sup>, X. Tong<sup>1</sup>, Y. Tian<sup>1</sup>,  
Y. Yi<sup>1</sup>, Y. Gu<sup>2</sup>, S. Zhang<sup>2</sup> and W. Su<sup>2</sup>

<sup>1</sup>*Southeast University, China* and <sup>2</sup>*CSMC Technologies Corporation, China*

**Session 5: GaN Device: Technology and Dynamic Effects**

**Tuesday, May 30, 13:50-15:30**

Chair: O. Häberlen, *Infineon Technologies*

Co-chair: Y. Uemoto, *Panasonic Corporation*

**5-1 High-Performance Fully-Recessed Enhancement-Mode GaN MIS-FETs with Crystalline Oxide Interlayer**

M. Hua<sup>1,2</sup>, Z. Zhang<sup>1</sup>, Q. Qian<sup>1</sup>, J. Wei<sup>1</sup>, Q. Bao<sup>1</sup>,  
G. Tang<sup>1</sup> and K.J. Chen<sup>1,2</sup>

<sup>1</sup>*Hong Kong University of Science and Technology, Hong Kong* and <sup>2</sup>*HKUST Shenzhen Research Institute, China*

**5-2 Kilovolt GaN MOSHEMT on Silicon Substrate with Breakdown Electric Field Close to the Theoretical Limit**

M. Tao<sup>1</sup>, M. Wang<sup>1</sup>, C.P. Wen<sup>1</sup>, J. Wang<sup>1</sup>, Y. Hao<sup>1</sup>,  
W. Wu<sup>1</sup>, K. Cheng<sup>2</sup> and B. Shen<sup>1</sup>

<sup>1</sup>*Peking University, China* and <sup>2</sup>*Enkris Semiconductor, China*

**5-3 Negative Dynamic Ron in AlGaN/GaN Power Devices**

P. Moens<sup>1</sup>, M.J. Uren<sup>2</sup>, A. Banerjee<sup>1</sup>, M. Meneghini<sup>3</sup>,  
B. Padmanabhan<sup>4</sup>, W. Jeon<sup>4</sup>, S. Karboyan<sup>2</sup>, M. Kuball<sup>2</sup>,  
G. Meneghesso<sup>3</sup>, E. Zanoni<sup>3</sup> and M. Tack<sup>1</sup>

<sup>1</sup>*ON Semiconductor, Belgium*, <sup>2</sup>*University of Bristol, UK*, <sup>3</sup>*Università degli Studi di Padova, Italy* and <sup>4</sup>*ON Semiconductor, USA*

**5-4 Buffer Trapping-Induced  $R_{on}$  Degradation in GaN-on-Si Power Transistors: Role of Electron Injection from Si Substrate**

S. Yang<sup>1</sup>, C. Zhou<sup>2</sup>, S. Han<sup>1</sup>, K. Sheng<sup>1</sup> and K.J. Chen<sup>2</sup>

<sup>1</sup>*Zhejiang University, China* and <sup>2</sup>*Hong Kong University of Science and Technology, Hong Kong*

## **Poster Session 1: High Voltage**

**Tuesday, May 30, 15:45-17:45**

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

**HV-P1** **High-Voltage Diode Robustness During Short-Circuit Type III**

J. Fuhrmann, D. Hammes and H.-G. Eckel

*Universität Rostock, Germany*

**HV-P2** **A New 1200 V-Class Edge Termination Structure with Trench Double Field Plates for High dV/dt Performance**

W. Yang<sup>1</sup>, H. Feng<sup>1</sup>, Y. Liu<sup>1</sup>, X. Fang<sup>1</sup>, Y. Onozawa<sup>2</sup>, H. Tanaka<sup>2</sup>, K. Mitsuzuka<sup>2</sup> and J.K.O. Sin<sup>1</sup>

<sup>1</sup>*Hong Kong University of Science and Technology, Hong Kong* and <sup>2</sup>*Fuji Electric Co., Ltd., Japan*

**HV-P3** **A Novel Injection Enhanced Floating Emitter (IEFE) IGBT Structure Improving the Ruggedness Against Short-Circuit and Thermal Destruction**

R. Bhojani<sup>1</sup>, J. Lutz<sup>1</sup>, R. Baburske<sup>2</sup>, H.-J. Schulze<sup>2</sup> and F.-J. Niedernostheide<sup>2</sup>

<sup>1</sup>*Technische Universität Chemnitz, Germany* and

<sup>2</sup>*Infineon Technologies AG, Germany*

**HV-P4** **Advanced RFC Diode Utilizing a Novel Vertical Structure for Softness and High Dynamic Ruggedness**

K. Nakamura and K. Shimizu

*Mitsubishi Electric Corporation, Japan*

**HV-P5** **Novel Emitter Controlled Diode with Copper Metallization in Ultrathin Wafer Technology: Setting a Performance Benchmark**

F.J. Santos Rodriguez<sup>1</sup>, D. Schloegl<sup>1</sup>, F. Hille<sup>2</sup>, P.C. Brandt<sup>2</sup>, M. Pfaffenlehner<sup>2</sup>, A.R. Stegner<sup>2</sup> and A. Härtl<sup>2</sup>

<sup>1</sup>*Infineon Technologies Austria AG, Austria* and <sup>2</sup>*Infineon Technologies AG, Germany*

**HV-P6** **Study of the Electrostatic Potential of the Floating-P Region During the Turn-on Period of IGBT**

Y. Ikura<sup>1</sup>, Y. Onozawa<sup>1</sup> and A. Nakagawa<sup>2</sup>

<sup>1</sup>*Fuji Electric Co., Ltd., Japan* and <sup>2</sup>*Nakagawa Consulting Office, LLC, Japan*

**HV-P7** **A Snapback-Free RC-IGBT with Alternating N/P Buffers**

G. Deng, X. Luo, K. Zhou, Q. He, X. Ruan, Q. Liu, T. Sun and B. Zhang

*University of Electronic Science and Technology of China, China*

**HV-P8** **RFC Diode with High Avalanche Stability and UIS Capability**

F. Masuoka, K. Tanaka, T. Kachi, Y. Yoshiura and K. Shimizu

*Mitsubishi Electric Corporation, Japan*

<b>HV-P9</b>	<b>Direct Photo Emission Monitoring for Analysis of IGBT Destruction Mechanism Using Streak Camera</b> T. Matsudai <sup>1</sup> , K. Endo <sup>1</sup> , T. Ogura <sup>1</sup> , T. Matsumoto <sup>2</sup> , K. Uchiyama <sup>2</sup> , F. Niikura <sup>2</sup> and K. Koshikawa <sup>1</sup> <i>Toshiba Corporation, Japan</i> and <sup>2</sup> <i>Hamamatsu Photonics K.K., Japan</i>
<b>HV-P10</b>	<b>Transient Overvoltage Induced Failure of MOS-Controlled Thyristor under Ultra-High di/dt Condition</b> C. Liu, W. Chen, H. Tao, Y. Shi, X. Tang, W. Gao, Q. Zhou, Z. Li and B. Zhang <i>University of Electronic Science and Technology of China, China</i>
<b>HV-P11</b>	<b>IGBT Field-Stop Design for Good Short Circuit Ruggedness and a Better Trade-Off with Respect to Static and Dynamic Switching Characteristics</b> H.P. Felsl, F.-J. Niedernostheide and H.-J. Schulze <i>Infineon Technologies AG, Germany</i>
<b>HV-P12</b>	<b>A Novel 1700V RET-IGBT (Recessed Emitter Trench IGBT) Shows Record Low <math>V_{CE(on)}</math>, Enhanced Current Handling Capability and Short Circuit Robustness</b> I. Deviny <sup>1</sup> , H. Luo <sup>2,3</sup> , Q. Xiao <sup>2,3</sup> , Y. Yao <sup>2,3</sup> , C. Zhu <sup>1</sup> , L.-K. Ngwendson <sup>1</sup> , H. Xiao <sup>2,3</sup> , X. Dai <sup>1,2,3</sup> and G. Liu <sup>2,3</sup> <sup>1</sup> <i>Dynex Semiconductor Ltd., UK</i> , <sup>2</sup> <i>State key Laboratory of Advanced Power Semiconductor Devices, China</i> and <sup>3</sup> <i>Zhuzhou CRRC Times Electric Co., Ltd, China</i>
<b>HV-P13</b>	<b>TCAD Analysis of Short-Circuit Oscillations in IGBTs</b> P. Diaz Reigosa <sup>1</sup> , F. Iannuzzo <sup>1</sup> and M. Rahimo <sup>2</sup> <sup>1</sup> <i>Aalborg University, Denmark</i> and <sup>2</sup> <i>ABB Switzerland Ltd., Switzerland</i>
<b>HV-P14</b>	<b>Investigations of Inhomogeneous Reverse Recovery Behavior of the Body Diode in Superjunction MOSFET</b> Z. Yang <sup>1</sup> , J. Zhu <sup>1</sup> , X. Tong <sup>1</sup> , W. Sun <sup>1</sup> , F. Bian <sup>1</sup> , Y. Tian <sup>1</sup> , Y. Zhu <sup>2</sup> , P. Ye <sup>2</sup> , Z. Li <sup>2</sup> and B. Hou <sup>3</sup> <sup>1</sup> <i>Southeast University, China</i> , <sup>2</sup> <i>WUXI NCE Power CO., LTD, China</i> and <sup>3</sup> <i>No.5 Electronics Research Institute of the Ministry of Industry and Information Technology, China</i>
<b>HV-P15</b>	<b>Physics of Current Limited Failures During Avalanche for 600V Fast Recovery Diodes</b> L. Maresca, M. Riccio, P. Mirone, G. Romano, G. Breglio and A. Irace <i>Università degli Studi di Napoli Federico II, Italy</i>

**HV-P16** **Free-Carrier Absorption Experiments for the Investigation of the Physical Device Properties in IGBTs with Hydrogen-Related Donors**

A. Korzenietz<sup>1</sup>, G. Wachutka<sup>1</sup>, F. Hille<sup>2</sup>, C. Sandow<sup>2</sup> and F.-J. Niedernostheide<sup>2</sup>

<sup>1</sup>*Technische Universität München, Germany and*

<sup>2</sup>*Infineon Technologies AG, Germany*

**HV-P17** **Formulation of Single Event Burnout Failure Rate for High Voltage Devices in Satellite Electrical Power System**

Y. Shiba, E. Dashdondog, M. Sudo and I. Omura

*Kyushu Institute of Technology, Japan*

**Poster Session 1: Power ICs**

**Tuesday, May 30, 15:45-17:45**

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

**ICD-P1** **A Circuit Simulation Flow for Substrate Minority Carrier Injection in Smart Power ICs**

M. Kollmitzer<sup>1</sup>, M. Olbrich<sup>2</sup> and E. Barke<sup>2</sup>

<sup>1</sup>*Infineon Technologies Austria AG, Austria and*<sup>2</sup>*Leibniz University Hannover, Germany*

**ICD-P2** **A New Downsized HVIC with High ESD Tolerance**

T. Tanaka, M. Yamaji, A. Jonishi, H. Ohashi and H. Sumida

*Fuji Electric Co., Ltd., Japan*

**ICD-P3** **Distributed Electro-Thermal Model Based on Fast and Scalable Algorithm for GaN Power Devices and Circuit Simulations**

V. Sodan<sup>1,2</sup>, S. Stoffels<sup>1</sup>, H. Oprins<sup>1</sup>, M. Baelmans<sup>2</sup>, S. Decoutere<sup>1</sup> and I. De Wolf<sup>1,2</sup>

<sup>1</sup>*IMEC, Belgium and*<sup>2</sup>*Katholieke Universiteit Leuven, Belgium*

**ICD-P4** **Investigation of a Latch-Up Immune Silicon Controlled Rectifier for Robust ESD Application**

Z. Qi<sup>1</sup>, M. Qiao<sup>1</sup>, X. Zhou<sup>1</sup>, W. Yang<sup>1</sup>, D. Fang<sup>1,2</sup>, S. Cheng<sup>1,2</sup>, S. Zhang<sup>2</sup>, Z. Li<sup>1</sup> and B. Zhang<sup>1</sup>

<sup>1</sup>*University of Electronic Science and Technology of China, China and*<sup>2</sup>*CSMC Technologies Co., Ltd., China*

**ICD-P5** **Riddle and Bond Silicon on Insulator (RABSOI)**

R. Spetik, F. Kudrna and L. Valek

*ON Semiconductor s.r.o Czech Republic, Czech Republic*

## **Poster Session 1: GaN Power**

**Tuesday, May 30, 15:45-17:45**

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

**GaN-P1 Design Considerations of Vertical GaN Nanowire Schottky Barrier Diodes**

G. Sabui<sup>1</sup>, V.Z. Zubialevich<sup>2</sup>, M. White<sup>2</sup>, P. Pampili<sup>2</sup>, P.J. Parbrook<sup>2</sup>, M. McLaren<sup>3</sup>, M. Arredondo-Arechavala<sup>3</sup> and Z.J. Shen<sup>1</sup>

<sup>1</sup>*Illinois Institute of Technology, USA*, <sup>2</sup>*University College Cork, Ireland* and <sup>3</sup>*Queen's University Belfast, Ireland*

**GaN-P2 Highly Reliable GaN MOS-HFET with High Short-Circuit Capability**

Y. Eum, K. Oyama, N. Otake and S. Hoshi  
*Denso Corporation, Japan*

**GaN-P3 Relation between UIS Withstanding Capability and Gate Leakage Currents for High Voltage GaN-HEMTs**

T. Naka and W. Saito  
*Toshiba Corporation, Japan*

**GaN-P4 An AlGaN/GaN Current Regulating Diode**

A. Zhang, Q. Zhou, W. Chen, Y. Shi, Z. Li and B. Zhang  
*University of Electronic Science and Technology of China, China*

**GaN-P5 A High-Performance GaN E-Mode Reverse Blocking MISHEMT with MIS Field Effect Drain for Bidirectional Switch**

Y. Shi, W. Chen, C. Liu, G. Hu, J. Liu, X. Cui, H. Tao, J. Zhang, Y. Shi, A. Zhang, Z. Li, Q. Zhou and B. Zhang  
*University of Electronic Science and Technology of China, China*

**GaN-P6 Experimental Study of the Short-Circuit Performance for a 600V Normally-Off p-Gate GaN HEMT**

T. Oeder<sup>1,2</sup>, A. Castellazzi<sup>3</sup> and M. Pfost<sup>4</sup>

<sup>1</sup>*Robert Bosch Center for Power Electronics, Germany*, <sup>2</sup>*Reutlingen University, Germany*, <sup>3</sup>*University of Nottingham, UK* and <sup>4</sup>*Technische Universität Dortmund, Germany*

**GaN-P7 PEALD Induced Interface Engineering of Al<sub>2</sub>O<sub>3</sub>/AlGaN/MIS Diode with Alternate Insertion of AlN in Al<sub>2</sub>O<sub>3</sub>**

Q. Wang<sup>1,2</sup>, X. Cheng<sup>1</sup>, L. Zheng<sup>1,2</sup>, L. Shen<sup>1,2</sup>, J. Li<sup>1,2</sup>, D. Zhang<sup>1,2</sup>, R. Qian<sup>1,2</sup> and Y. Yu<sup>1</sup>

<sup>1</sup>*Chinese Academy of Sciences, China* and <sup>2</sup>*University of Chinese Academy of Sciences, China*

- GaN-P8** **Design and Control of Interface Reaction between Al-Based Dielectrics and AlGaN Layer for Hysteresis-Free AlGaN/GaN MOS-HFETs**  
 K. Watanabe<sup>1</sup>, M. Nozaki<sup>1</sup>, T. Yamada<sup>1</sup>, S. Nakazawa<sup>2</sup>, Y. Anda<sup>2</sup>, M. Ishida<sup>2</sup>, T. Ueda<sup>2</sup>, A. Yoshigoe<sup>3</sup>, T. Hosoi<sup>1</sup>, T. Shimura<sup>1</sup> and H. Watanabe<sup>1</sup>  
<sup>1</sup>*Osaka University, Japan*, <sup>2</sup>*Panasonic Corporation, Japan* and <sup>3</sup>*Japan Atomic Energy Agency, Japan*
- GaN-P9** **Switching Characteristics of Monolithically Integrated Si-GaN Cascoded Rectifiers**  
 J. Ren, C. Liu, C.W. Tang, K.M. Lau and J.K.O. Sin  
*Hong Kong University of Science and Technology, Hong Kong*
- GaN-P10** **On the Vertical Leakage of GaN-on-Si Lateral Transistors and the Effect of Emission and Trap-to-Trap-Tunneling Through the AlN/Si Barrier**  
 G. Longobardi<sup>1</sup>, S. Yang<sup>1</sup>, D. Pagnano<sup>1</sup>, G. Camuso<sup>1</sup>, F. Udrea<sup>1</sup>, J. Sun<sup>2</sup>, R. Garg<sup>2</sup>, M. Imam<sup>2</sup> and A. Charles<sup>2</sup>  
<sup>1</sup>*University of Cambridge, UK* and <sup>2</sup>*Infineon Technologies Americas Corp, USA*
- GaN-P11** **Investigation of Current Collapse Mechanism of LPCVD Si<sub>3</sub>N<sub>4</sub> Passivated AlGaN/GaN HEMTs by Fast Soft-Switched Current-DLTS and CC-DLTS**  
 X. Wang<sup>1</sup>, X. Kang<sup>1</sup>, J. Zhang<sup>2</sup>, K. Wei<sup>1</sup>, S. Huang<sup>1</sup> and X. Liu<sup>1</sup>  
<sup>1</sup>*Chinese Academy of Sciences, China* and <sup>2</sup>*University of Electronic Science and Technology of China, China*
- GaN-P12** **Impact of Substrate Termination on Dynamic Performance of GaN-on-Si Lateral Power Devices**  
 G. Tang<sup>1,2</sup>, J. Wei<sup>1,2</sup>, Z. Zhang<sup>1</sup>, X. Tang<sup>1,2</sup>, M. Hua<sup>1,2</sup>, H. Wang<sup>1</sup> and K.J. Chen<sup>1,2</sup>  
<sup>1</sup>*Hong Kong University of Science and Technology, Hong Kong* and <sup>2</sup>*HKUST Shenzhen Research Institute, China*

## Session 6: SiC MOSFETs

Wednesday, May 31, 9:00-11:05

Chair: T. Kuroiwa, *Mitsubishi Electric Corporation*

Co-chair: A. Zhang, *Xi'an Jiaotong University*

**6-1      Performance and Ruggedness of 1200V SiC - Trench - MOSFET**

D. Peters<sup>1</sup>, R. Siemieniec<sup>2</sup>, T. Aichinger<sup>2</sup>, T. Basler<sup>1</sup>, R. Esteve<sup>2</sup>, W. Bergner<sup>2</sup> and D. Kueck<sup>2</sup>

<sup>1</sup>*Infineon Technologies AG, Germany* and <sup>2</sup>*Infineon Technologies Austria AG, Austria*

- 6-2 Robust 3.3kV Silicon Carbide MOSFETs with Surge and Short Circuit Capability**  
L. Knoll, A. Mihaila, F. Bauer, V. Sundaramoorthy,  
E. Bianda, R. Minamisawa, L. Kranz, M. Bellini,  
U. Vemulapati, H. Bartolf, S. Kicin, S. Skibin,  
C. Papadopoulos and M. Rahimo  
*ABB Switzerland Ltd., Switzerland*
- 6-3 Reliability-Aware Design of Metal/High-K Gate Stack for High-Performance SiC Power MOSFET**  
T. Hosoi<sup>1</sup>, S. Azumo<sup>2</sup>, Y. Kashiwagi<sup>2</sup>, S. Hosaka<sup>2</sup>,  
K. Yamamoto<sup>3</sup>, M. Aketa<sup>3</sup>, H. Asahara<sup>3</sup>, T. Nakamura<sup>3</sup>,  
T. Kimoto<sup>4</sup>, T. Shimura<sup>1</sup> and H. Watanabe<sup>1</sup>  
<sup>1</sup>*Osaka University, Japan*, <sup>2</sup>*Tokyo Electron Limited, Japan*, <sup>3</sup>*ROHM Co., Ltd., Japan* and <sup>4</sup>*Kyoto University, Japan*
- 6-4 Reliability Assessment of a Large Population of 3.3 kV, 45 A 4H-SiC MOSFETs**  
E. Van Brunt, D.J. Lichtenwalner, R. Leonard, A. Burk,  
S. Sabri, B. Hull, S. Allen and J.W. Palmour  
*Wolfspeed, USA*
- 6-5 Design and Fabrication of 3.3kV SiC MOSFETs for Industrial Applications (Late News)**  
X. Huang, L. Fursin, A. Bhalla, W. Simon and J.C. Dries  
*United Silicon Carbide Inc., USA*

### **Session 7: Packaging: Power Modules**

**Wednesday, May 31, 11:20-12:35**

Chair: S. Nagai, *Panasonic Corporation*

Co-chair: A. Castellazzi, *Nottingham University*

- 7-1 High Efficient Approach to Utilize SiC MOSFET Potential in Power Modules**

I. Kasko, S.E. Berberich, M. Gross, P. Beckedahl and  
S. Buetow

*Semikron Elektronik GmbH & Co. KG, Germany*

- 7-2 High Power Density Side-Gate HiGT Modules with Sintered Cu Having Superior High-Temperature Reliability to Sintered Ag**

T. Furukawa<sup>1</sup>, M. Shiraishi<sup>1</sup>, Y. Yasuda<sup>1</sup>, A. Konno<sup>1</sup>,  
M. Mori<sup>1</sup>, T. Morita<sup>2</sup>, S. Watanabe<sup>2</sup>, T. Arai<sup>2</sup>,  
M. Nakamura<sup>2</sup> and D. Kawase<sup>2</sup>

<sup>1</sup>*Hitachi, Ltd., Japan* and <sup>2</sup>*Hitachi Power Semiconductor Device, Ltd., Japan*

- 7-3 New Power Module Integrating Output Current Measurement Function**

S. Tabata<sup>1</sup>, K. Hasegawa<sup>1</sup>, M. Tsukuda<sup>1,2</sup> and I. Omura<sup>1</sup>

<sup>1</sup>*Kyushu Institute of Technology, Japan* and <sup>2</sup>*Green Electronics Research Institute, Japan*

## **Session 8: Power ICs: Automotive and Industrial Applications**

**Wednesday, May 31, 14:05-14:55**

Chair: J. Sakano, *Hitachi, Ltd.*

Co-chair: M. Swanenberg, *NXP Semiconductors*

- 8-1 Fully Integrated High Voltage High Current Gate Driver for MOSFET-Inverters**

B. Vogler, R. Herzer, M. Dienstbier and S. Buetow  
*Semikron Elektronik GmbH & Co. KG, Germany*

- 8-2 An IGBT Gate Driver IC with Collector Current Sensing**

J. Chen<sup>1</sup>, W. Zhang<sup>1</sup>, A. Shorten<sup>1</sup>, J. Yu<sup>1</sup>, W.T. Ng<sup>1</sup>,  
M. Sasaki<sup>2</sup>, T. Kawashima<sup>2</sup> and H. Nishio<sup>2</sup>

<sup>1</sup>*University of Toronto, Canada* and <sup>2</sup>*Fuji Electric Co., Ltd., Japan*

## **Poster Session 2: Low Voltage & Power IC Device**

**Wednesday, May 31, 15:10-17:10**

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

- LVT-P1 Novel LDMOS with Assisted Deplete-Substrate Layer**

**Consist of Super Junction under the Drain**  
S. Yuan, B. Duan, H. Cai, Z. Cao and Y. Yang  
*Xidian University, China*

- LVT-P2 Novel Superjunction LDMOS with Multi-Floating Buried Layers**

Z. Cao, B. Duan, S. Yuan, H. Guo, J. Lv, T. Shi and  
Y. Yang  
*Xidian University, China*

- LVT-P3 180nm HVIC Technology for Digital AC/DC Power Conversion**

D. Disney, W.-C. Lin, X. Liu, S. Pandey and J. Kim  
*GLOBALFOUNDRIES Singapore Pte. Ltd., Singapore*

- LVT-P4 U-Shaped Channel SOI-LIGBT with Dual Trenches to Improve the Trade-Off Between Saturation Voltage and Turn-Off Loss**

L. Zhang<sup>1</sup>, J. Zhu<sup>1</sup>, W. Sun<sup>1</sup>, M. Zhao<sup>1</sup>, J. Chen<sup>1</sup>,  
X. Huang<sup>1</sup>, D. Ding<sup>1</sup>, Y. Gu<sup>2</sup>, S. Zhang<sup>2</sup> and B. Hou<sup>3</sup>

<sup>1</sup>*Southeast University, China*, <sup>2</sup>*CSMC Technologies Corporation, China* and <sup>3</sup>*No.5 Electronics Research Institute of the Ministry of Industry and Information Technology, China*

- LVT-P5 Best-in-Class LDMOS with Ultra-Shallow Trench Isolation and P-Buried Layer from 18V to 40V in 0.18µm BCD Technology**  
F. Jin<sup>1,2</sup>, D. Liu<sup>1</sup>, J. Xing<sup>1</sup>, X. Yang<sup>1</sup>, J. Yang<sup>1</sup>, W. Qian<sup>1</sup>, W. Yue<sup>1</sup>, P. Wang<sup>2</sup>, M. Qiao<sup>3</sup> and B. Zhang<sup>3</sup>  
<sup>1</sup>*Shanghai Huahong Grace Semiconductor Manufacturing Corporation, China*, <sup>2</sup>*Fudan University, China* and <sup>3</sup>*University of Electronic Science and Technology of China, China*
- LVT-P6 A Novel 80V HS-DMOS with Gradual-RESURF Profile to Reduce Ron\_sp for High-Side Operation**  
T.-Y. Huang<sup>1</sup>, C.-H. Huang<sup>1,2</sup>, C.-F. Huang<sup>2</sup>, J.-M. Liu<sup>1</sup>, K.-H. Lo<sup>1,2</sup>, C.-H. Cheng<sup>2</sup>, J.-Y. Jiang<sup>2</sup>, T.-Y. Tsai<sup>1</sup>, T.-W. Liao<sup>1</sup> and J. Gong<sup>3</sup>  
<sup>1</sup>*Richtek Technology Corporation, Taiwan*, <sup>2</sup>*National Tsing Hua University, Taiwan* and <sup>3</sup>*Tunghai University, Taiwan*
- LVT-P7 Dielectric RESURF as an Alternative to Shield RESURF for an Improved and Easy-to-Manufacture Low Voltage Trench MOSFETs**  
Z. Hossain<sup>1</sup>, G. Sabui<sup>2</sup> and J.Z. Shen<sup>2</sup>  
<sup>1</sup>*ON Semiconductor, USA* and <sup>2</sup>*Illinois Institute of Technology, USA*
- LVT-P8 Low On-Resistance High Voltage Thin Layer SOI LDMOS Transistors with Stepped Field Plates**  
K. Hara<sup>1</sup>, T. Kakegawa<sup>1</sup>, S. Wada<sup>1</sup>, T. Utsumi<sup>2</sup> and T. Oda<sup>2</sup>  
<sup>1</sup>*Hitachi, Ltd., Japan* and <sup>2</sup>*Hitachi Power Semiconductor Device, Ltd., Japan*
- LVT-P9 A Novel High-Voltage LDMOS with Shielding-Contact Structure for HCI SOA Enhancement**  
H.-L. Liu, Z.-W. Jhou, S.-T. Huang, S.-W. Lin, K.-F. Lin, C.-T. Lee and C.-C. Wang  
*United Microelectronics Corporation, Taiwan*
- LVT-P10 A Snapback-Free Shorted-Anode SOI LIGBT with Multi-Segment Anode**  
K. Zhou, T. Sun, Q. Liu, B. Zhang, Z. Li and X. Luo  
*University of Electronic Science and Technology of China, China*
- LVT-P11 Edge Termination Design of a 700-V Triple RESURF LDMOS with N-Type Top Layer**  
M. Qiao<sup>1</sup>, Z. Wang<sup>1</sup>, H. Wang<sup>2</sup>, F. Jin<sup>2</sup>, Z. Li<sup>1</sup> and B. Zhang<sup>1</sup>  
<sup>1</sup>*University of Electronic Science and Technology of China, China* and <sup>2</sup>*Shanghai Huahong Grace Semiconductor Manufacturing Corporation, China*

**LVT-P12 A Novel 700V Deep Trench Isolated Double RESURF LDMOS with P-Sink Layer**

S. Cheng<sup>1,2</sup>, D. Fang<sup>1,2</sup>, M. Qiao<sup>1</sup>, S. Zhang<sup>2</sup>, G. Zhang<sup>2</sup>, Y. Gu<sup>2</sup>, Y. He<sup>1</sup>, X. Zhou<sup>1</sup>, Z. Qi<sup>1</sup>, Z. Li<sup>1</sup> and B. Zhang<sup>1</sup>

<sup>1</sup>*University of Electronic Science and Technology of China, China* and <sup>2</sup>*CSMC Technologies Corporation, China*

**LVT-P13 Simple and Efficient Approach to Improve Hot Carrier Immunity of a p-LDMOSFET**

A. Sakai<sup>1</sup>, K. Eikyu<sup>1</sup>, H. Fujii<sup>2</sup>, T. Mori<sup>2</sup>, Y. Akiyama<sup>1</sup> and Y. Yamaguchi<sup>1</sup>

<sup>1</sup>*Renesas Electronics Corporation, Japan* and <sup>2</sup>*Renesas Semiconductor Manufacturing Co., Ltd., Japan*

**LVT-P14 High-Speed Power MOSFET with Low Reverse Transfer Capacitance Using a Trench/Planar Gate Architecture**

J. Wei<sup>1</sup>, Y. Wang<sup>1</sup>, M. Zhang<sup>2</sup>, H. Jiang<sup>3,4</sup> and K.J. Chen<sup>1</sup>

<sup>1</sup>*Hong Kong University of Science and Technology, Hong Kong*, <sup>2</sup>*Hong Kong Polytechnic University, Hong Kong*, <sup>3</sup>*Dynex Semiconductor Ltd., UK* and <sup>4</sup>*Zhuzhou CRRC Times Electric Co., Ltd., China*

**LVT-P15 A Novel Contact Field Plate Application in Drain-Extended-MOSFET Transistors**

L. Wei, C. Chao, U. Singh, R. Jain, L.L. Goh and P.R. Verma

*GLOBALFOUNDRIES Singapore Pte. Ltd., Singapore*

**LVT-P16 Increasing Breakdown Voltage of p-Channel LDMOS in BCD Technology with Novel Backside Process**

C. Schmidt and G. Spitzlsperger  
*LFoundry S.r.l., Germany*

**Poster Session 2: SiC and Other Material Devices**

**Wednesday, May 31, 15:10-17:10**

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

**SiC-P1 Low on-Resistance and Fast Switching of 13-kV SiC MOSFETs with Optimized Junction Field-Effect Transistor Region**

H. Kitai<sup>1</sup>, Y. Hozumi<sup>1</sup>, H. Shiomi<sup>1</sup>, K. Fukuda<sup>1</sup> and M. Furumai<sup>2</sup>

<sup>1</sup>*National Institute of Advanced Industrial Science and Technology, Japan* and <sup>2</sup>*Sumitomo Electric Industries, Ltd., Japan*

**SiC-P2 Suppression of Charge Accumulation on Termination Area of 4H-SiC Power Devices**

H. Matsushima, R. Yamada and A. Shima  
*Hitachi, Ltd., Japan*

<b>SiC-P3</b>	<b>Design of Self-Aligned 3.3-kV DMOSFET Using Tilted Ion Implantation</b> T. Morikawa, T. Ishigaki and A. Shima <i>Hitachi, Ltd., Japan</i>
<b>SiC-P4</b>	<b>A New SiC Diode with Significantly Reduced Threshold Voltage</b> M. Draghici <sup>1</sup> , R. Rupp <sup>2</sup> , R. Elpelt <sup>2</sup> , R. Gerlach <sup>2</sup> and R. Schörner <sup>2</sup> <sup>1</sup> <i>Infineon Technologies Austria AG, Austria</i> and <sup>2</sup> <i>Infineon Technologies AG, Germany</i>
<b>SiC-P5</b>	<b>Interfacial Damage Extraction Method for SiC Power MOSFETs Based on C-V Characteristics</b> J. Wei <sup>1</sup> , S. Liu <sup>1</sup> , R. Ye <sup>1</sup> , X. Chen <sup>1</sup> , H. Song <sup>1</sup> , W. Sun <sup>1</sup> , W. Su <sup>2</sup> , S. Ma <sup>2</sup> , Y. Liu <sup>2</sup> , F. Lin <sup>2</sup> and B. Hou <sup>3</sup> <sup>1</sup> <i>Southeast University, China</i> , <sup>2</sup> <i>CSMC Technologies Corporation, China</i> and <sup>3</sup> <i>Science and Technology on Reliability Physics and Application Technology of Electronic Component Laboratory, China</i>
<b>SiC-P6</b>	<b>Experimental and Numerical Demonstration and Optimized Methods for SiC Trench MOSFET Short-Circuit Capability</b> M. Namai, J. An, H. Yano and N. Iwamuro <i>University of Tsukuba, Japan</i>
<b>SiC-P7</b>	<b>Power Cycling Methods for SiC MOSFETs</b> C. Herold, J. Sun, P. Seidel, L. Tinschert and J. Lutz <i>Technische Universität Chemnitz, Germany</i>
<b>SiC-P8</b>	<b>Highly Rugged 1200 V 80 mΩ 4-H SiC Power MOSFET</b> I.-H. Ji, A. Gendron-Hansen, M. Lee, E. Maxwell, B. Odekirk, D. Sdrulla, C. Hong, A.S. Kashyap and F. Faheem <i>Microsemi Corporation, USA</i>
<b>SiC-P9</b>	<b>A Comparative Study of Channel Designs for SiC MOSFETs: Accumulation Mode Channel Vs. Inversion Mode Channel</b> W. Sung <sup>1</sup> , K. Han <sup>2</sup> and B.J. Baliga <sup>2</sup> <sup>1</sup> <i>State University of New York Polytechnic Institute, USA</i> and <sup>2</sup> <i>North Carolina State University, USA</i>
<b>SiC-P10</b>	<b>Characterization of X-Ray Radiation Hardness of Diamond Schottky Barrier Diode and Metal-Semiconductor Field-Effect Transistor</b> H. Umezawa <sup>1</sup> , S. Ohmagari <sup>1</sup> , Y. Mokuno <sup>1</sup> and J.H. Kaneko <sup>2</sup> <sup>1</sup> <i>National Institute of Advanced Industrial Science and Technology, Japan</i> and <sup>2</sup> <i>Hokkaido University, Japan</i>

- SiC-P11** **Highly Accurate Virtual Dynamic Characterization of Discrete SiC Power Devices**  
I. Kovačević-Badstübner, T. Ziemann, B. Kakarla and U. Grossner  
*Eidgenössische Technische Hochschule Zürich, Switzerland*
- SiC-P12** **Charge Storage Effect in SiC Trench MOSFET with a Floating p-Shield and Its Impact on Dynamic Performances**  
J. Wei<sup>1</sup>, M. Zhang<sup>2</sup>, H. Jiang<sup>3,4</sup>, H. Wang<sup>1</sup> and K.J. Chen<sup>1</sup>  
<sup>1</sup>*Hong Kong University of Science and Technology, Hong Kong*, <sup>2</sup>*Hong Kong Polytechnic University, Hong Kong*, <sup>3</sup>*Dynex Semiconductor Ltd., UK* and <sup>4</sup>*Zhuzhou CRRC Times Electric Co., Ltd., China*
- SiC-P13** **Influence of Gate Bias on the Avalanche Ruggedness of SiC Power MOSFETs**  
A. Fayyaz<sup>1</sup>, A. Castellazzi<sup>1</sup>, G. Romano<sup>2</sup>, M. Riccio<sup>2</sup>, A. Irace<sup>2</sup>, J. Urresti<sup>3</sup> and N. Wright<sup>3</sup>  
<sup>1</sup>*University of Nottingham, UK*, <sup>2</sup>*Università degli Studi di Napoli Federico II, Italy* and <sup>3</sup>*Newcastle University, UK*
- SiC-P14** **Evaluation of Drain Current Decrease by AC Gate Bias Stress in Commercially Available SiC MOSFETs**  
M. Sometani<sup>1</sup>, Y. Iwahashi<sup>1</sup>, M. Okamoto<sup>1</sup>, S. Harada<sup>1</sup>, Y. Yonezawa<sup>1</sup>, H. Okumura<sup>1</sup> and H. Yano<sup>2</sup>  
<sup>1</sup>*National Institute of Advanced Industrial Science and Technology, Japan* and <sup>2</sup>*University of Tsukuba, Japan*
- SiC-P15** **Short Circuit Capability and High Temperature Channel Mobility of SiC MOSFETs**  
J. Sun, H. Xu, X. Wu, S. Yang, Q. Guo and K. Sheng  
*Zhejiang University, China*

### **Poster Session 2: Module and Package**

**Wednesday, May 31, 15:10-17:10**

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

- PK-P1** **A New Characterization Technique for Extracting Parasitic Inductances of Fast Switching Power MOSFETs Using Two-Port Vector Network Analyzer**  
T. Liu, R. Ning, T.Y. Wong and Z.J. Shen  
*Illinois Institute of Technology, USA*
- PK-P2** **Current Distribution Based Power Module Screening by New Normal/Abnormal Classification Method with Image Processing**  
M. Tsukuda<sup>1</sup>, D. Yuki<sup>2</sup>, H. Tomonaga<sup>2</sup>, H. Kim<sup>2</sup> and I. Omura<sup>2</sup>  
<sup>1</sup>*Green Electronics Research Institute, Japan* and <sup>2</sup>*Kyushu Institute of Technology, Japan*

<b>PK-P3</b>	<b>Power Cycling Capability of High Power IGBT Modules with Focus on Short Load Pulse Duration</b> G. Zeng <sup>1</sup> , Y. Ye <sup>1</sup> , J. Lutz <sup>1</sup> , R. Alvarez <sup>2</sup> and P. Correa <sup>2</sup> <sup>1</sup> <i>Technische Universität Chemnitz, Germany and</i> <sup>2</sup> <i>Siemens AG, Germany</i>
<b>PK-P4</b>	<b>Highly Thermal-Fatigue Resistant Si<sub>3</sub>N<sub>4</sub> Substrates with Excellent Mechanical and Thermal Properties</b> H. Miyazaki <sup>1</sup> , Y. Zhou <sup>1</sup> , K. Hirao <sup>1</sup> , S. Fukuda <sup>1</sup> , N. Izu <sup>1</sup> , H. Hyuga <sup>1</sup> , S. Iwakiri <sup>2</sup> and H. Hirotsuru <sup>2</sup> <sup>1</sup> <i>National Institute of Advanced Industrial Science and Technology, Japan and</i> <sup>2</sup> <i>Denka Co., Ltd., Japan</i>
<b>PK-P5</b>	<b>High Power, High Frequency SiC-MOSFET System with Outstanding Performance, Power Density and Reliability</b> S. Buetow, R. Herzer, G. Koenigsmann, M. Rossberg and A. Maul <i>Semikron Elektronik GmbH &amp; Co. KG, Germany</i>
<b>PK-P6</b>	<b>Stacked Resin Structure for Reducing Warpage of Transfer-Molded Modules</b> S. Iwashashi, T. Otsuka and T. Nakamura <i>ROHM Co., Ltd., Japan</i>
<b>PK-P7</b>	<b>Suppression of Self-Excited Oscillation for Common Package of Si-IGBT and SiC-MOS</b> K. Saito <sup>1</sup> , T. Miyoshi <sup>2</sup> , D. Kawase <sup>3</sup> , S. Hayakawa <sup>3</sup> , T. Masuda <sup>2</sup> and Y. Sasajima <sup>4</sup> <sup>1</sup> <i>Hitachi Europe Ltd., UK</i> , <sup>2</sup> <i>Hitachi, Ltd., Japan</i> , <sup>3</sup> <i>Hitachi Power Semiconductor Device, Ltd., Japan</i> and <sup>4</sup> <i>Ibaraki University, Japan</i>
<b>PK-P8</b>	<b>Chip-on-Board Assembly of 800V Si L-IGBTs for High Performance Ultra-Compact LED Drivers</b> A.M. Aliyu <sup>1</sup> , B. Mouawad <sup>1</sup> , A. Castellazzi <sup>1</sup> , P. Rajaguru <sup>2</sup> , C. Bailey <sup>2</sup> , V. Pathirana <sup>3</sup> , N. Udugampola <sup>3</sup> , T. Trajkovic <sup>3</sup> and F. Udrea <sup>3</sup> <sup>1</sup> <i>University of Nottingham, UK</i> , <sup>2</sup> <i>University of Greenwich, UK</i> and <sup>3</sup> <i>University of Cambridge &amp; Cambridge Microelectronics Ltd., UK</i>
<b>PK-P9</b>	<b>Pressure Contact Multi-Chip Packaging of SiC Schottky Diodes</b> J. Ortiz Gonzalez <sup>1</sup> , O. Alatise <sup>1</sup> , P. Mawby <sup>1</sup> , A.M. Aliyu <sup>2</sup> and A. Castellazzi <sup>2</sup> <sup>1</sup> <i>University of Warwick, UK</i> and <sup>2</sup> <i>University of Nottingham, UK</i>
<b>PK-P10</b>	<b>Improving the Die Utilization and Lifetime in a Multi-Die SiC Power Module by Means of Integrated Per-Die Gate Buffers</b> J. Ewanchuk, J. Brandelero and S. Molov <i>Mitsubishi Electric Research Centre Europe, France</i>

**PK-P11 Optimal Design of SiC MOSFETs for 20kW DCDC Converter**

W. Zhou, S. Yang, X. Wu and K. Sheng  
*Zhejiang University, China*

**Session 9: GaN Device: Robustness and Switching Losses**

**Thursday, June 1, 8:35-9:50**

Chair: S. Pendharkar, *Texas Instruments*

Co-chair: T. Tsai, *TSMC*

**9-1 New Calorimetric Power Transistor Soft-Switching Loss Measurement Based on Accurate Temperature Rise Monitoring**

D. Neumayr, M. Guacci, D. Bortis and J.W. Kolar  
*Eidgenössische Technische Hochschule Zürich,  
Switzerland*

**9-2 Pulse Robustness of AlGaN/GaN HEMTs with Schottky- and MIS-Gates**

C. Unger<sup>1</sup>, M. Mocanu<sup>2</sup>, M. Pfost<sup>1</sup>, P. Waltereit<sup>3</sup> and R. Reiner<sup>3</sup>

<sup>1</sup>*Technische Universität Dortmund, Germany*,

<sup>2</sup>*Hochschule Reutlingen, Germany* and <sup>3</sup>*Fraunhofer Institute for Applied Solid State Physics, Germany*

**9-3 Short-Circuit Capability in p-GaN HEMTs and GaN MISHEMTs**

M. Fernández<sup>1</sup>, X. Perpiñà<sup>1</sup>, M. Vellvehi<sup>1</sup>, X. Jordà<sup>1</sup>, J. Roig<sup>2</sup>, F. Bauwens<sup>2</sup> and M. Tack<sup>2</sup>

<sup>1</sup>*Consejo Superior de Investigaciones Científicas, Spain* and <sup>2</sup>*ON Semiconductor, Belgium*

**Session 10: Low Voltage Devices & Power IC Device Reliability & Ruggedness**

**Thursday, June 1, 10:05-11:45**

Chair: K. Kobayashi, *Toshiba Corporation*

Co-chair: Y. Miura, *Renesas Electronics Corporation*

**10-1 Investigation into HCI Improvement by a Split-Recessed-Gate Structure in an STI-Based nLDMOSFET**

T. Mori, H. Fujii, S. Kubo and T. Ipposhi  
*Renesas Semiconductor Manufacturing Co., Ltd., Japan*

**10-2 Modeling of Time Dependent Breakdown Voltage Degradation in Trench Field Plate Power MOSFET**

T. Nishiwaki, K. Kobayashi and Y. Kawaguchi  
*Toshiba Corporation, Japan*

- 10-3 A New ESD Self-Protection Structure for 700V High Side Gate Drive IC**  
 S. Kim<sup>1</sup>, D. LaFonteese<sup>1</sup>, D. Zhu<sup>1</sup>, S. Sridhar<sup>1</sup>,  
 S. Pendharkar<sup>1</sup>, H. Endoh<sup>2</sup> and K. Boku<sup>2</sup>  
<sup>1</sup>Texas Instruments Incorporated, USA and <sup>2</sup>Texas Instruments Incorporated, Japan
- 10-4 HBM Robustness Optimization of Fully Isolated Nch-LDMOS for Negative Input Voltage Using Unique Index Parameter**  
 F. Takeuchi, H. Nagano, T. Sakamoto, K. Kimura and  
 F. Matsuoka  
*Toshiba Corporation, Japan*

### **Session 11: High Voltage Devices**

**Thursday, June 1, 13:05-14:45**

- Chair: C. Yun, *Trinno Technology*  
 Co-chair: Y.C. Choi, *Fairchild Semiconductor*
- 11-1 Process Design of Superjunction MOSFETs for High Drain Current Capability and Low On-Resistance**  
 W. Saito  
*Toshiba Corporation, Japan*
- 11-2 High Aspect Ratio Deep Trench Termination (HARDT<sup>2</sup>) Technique Surrounding Die Edge as Dielectric Wall to Improve High Voltage Device Area Efficiency**  
 T. Yamaguchi, H. Okumura, T. Shiraishi, T. Fujita, Y. Ata and K. Kobayashi  
*Toshiba Corporation, Japan*
- 11-3 An Advanced Bimode Insulated Gate Transistor BIGT with Low Diode Conduction Losses Under a Positive Gate Bias**  
 M. Rahimo, C. Papadopoulos, C. Corvasce and A. Kopta  
*ABB Switzerland Ltd., Switzerland*
- 11-4 Dependence of Switching Waveform on Charge Imbalance in Superjunction MOSFET Used in Inductive Load Circuit**  
 D. Arai, S. Hisada, M. Yamaji and S. Kunori  
*Shindengen Electric Mfg. Co., Ltd., Japan*

## **Session 12: Packaging: Module Technology**

**Thursday, June 1, 15:00-15:50**

Chair: J. Lutz, *Technical University of Chemnitz*

Co-chair: K. Saito, *Hitachi, Ltd.*

### **12-1 Prominent Interface Structure and Bonding Material of Power Module for High Temperature Operation**

K. Sugiura<sup>1,2</sup>, T. Iwashige<sup>1</sup>, J. Kawai<sup>1</sup>, K. Tsuruta<sup>1</sup>, C. Chen<sup>2</sup>, S. Nagao<sup>2</sup>, H. Zhang<sup>2</sup>, T. Sugahara<sup>2</sup>,

K. Suganuma<sup>2</sup>, S. Kurosaka<sup>3</sup>, Y. Sakuma<sup>3</sup> and Y. Oda<sup>3</sup>

<sup>1</sup>*Denso Corporation, Japan*, <sup>2</sup>*Osaka University, Japan* and

<sup>3</sup>*C. Uyemura & Co., Ltd., Japan*

### **12-2 Highly Reliable High-Temperature Superplastic Al-Zn Eutectoid Solder Joining with Stress Relaxation Characteristics for Next Generation SiC Power Semiconductor Devices**

J. Onuki<sup>1</sup>, A. Chiba<sup>1</sup>, M. Kawakami<sup>1</sup>, K. Tamahashi<sup>1</sup>, Y. Sugawara<sup>1</sup>, T. Inami<sup>1</sup>, M. Kobiyama<sup>1</sup>, Y. Motohashi<sup>1</sup> and Y. Kawamata<sup>2</sup>

<sup>1</sup>*Ibaraki University, Japan* and <sup>2</sup>*Senju Metal Industry, Japan*

## **Award & Closing**

**Thursday, June 1, 15:50-16:10**

Chairpersons: M. Mori, *Hitachi, Ltd.*

K. Hamada, *Toyota Motor Corporation*

I. Omura, *Kyushu Institute of Technology*

J. Shen, *Illinois Institute of Technology*