

2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD 2017)

**Sapporo, Japan
28 May – 1 June 2017**



**IEEE Catalog Number: CFP17ISP-POD
ISBN: 978-1-5090-5172-4**

**Copyright © 2017, The Institute of Electrical Engineers of Japan
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17ISP-POD
ISBN (Print-On-Demand):	978-1-5090-5172-4
ISBN (Online):	978-4-88686-096-5
ISSN:	1063-6854

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TECHNICAL PROGRAM

Opening Remarks

Monday, May 29, 9:20-9:40

M. Mori, *Hitachi, Ltd.*

Plenary 1

Monday, May 29, 9:40-10:50

Chair: M. Mori, *Hitachi, Ltd.*

Co-chair: J. Shen, *Illinois Institute of Technology*

PL1-1 Power Electronics as the Enabling Technology for Sustainable Energy in the Smart City

J. Driesen

Katholieke Universiteit Leuven / EnergyVille, Belgium

PL1-2 The Future Vision of Industrial Robot

K. Yasuda

Yaskawa Electric Corp., Japan

Plenary 2

Monday, May 29, 11:10-12:20

Chair: I. Omura, *Kyushu Institute of Technology*

Co-chair: K. Sheng, *Zhejiang University*

PL2-1 Application Opportunities and Expectations for Wide Bandgap Power Devices in Power Supply

Z. Zhao, C. Cai and T. Wang

Delta Electronics (Shanghai) Co., Ltd., China

PL2-2 GaN Power IC Technology: Past, Present, and Future

D. Kinzer

Navitas Semiconductor, USA

Session 1: Power ICs: Isolated and High-Speed Drivers

Monday, May 29, 13:50-15:30

Chair: O. Trescases, *University of Toronto*

Co-chair: H. Fujii, *Renesas Electronics Corporation*

1-1 Challenges in Reliably Driving GaN Devices (Invited)

P.L. Brohlin

Texas Instruments Incorporated, USA

1-2 Power Electronics 2.0: IoT-Connected and AI-Controlled Power Electronics Operating Optimally for Each User (Invited)

M. Takamiya¹, K. Miyazaki¹, H. Obara^{2,3}, T. Sai¹,

K. Wada² and T. Sakurai¹

¹University of Tokyo, Japan, ²Tokyo Metropolitan

University, Japan and ³Yokohama National University, Japan

1-3 A 1 W Power Consumption GaN-Based Isolated Gate Driver for a 1.0 MHz GaN Power System

S. Che, S. Nagai, N. Negoro, Y. Kawai, O. Tabata,
S. Enomoto, Y. Anda and T. Hatsuda

Panasonic Corporation, Japan

1-4 High Speed Digital Optical Signal Transfer for Power Transistor Gate Driver Applications

D. Colin¹ and N. Rouger²

¹*Univ. Grenoble Alpes, France* and ²*Université de Toulouse, France*

Session 2: SiC Diodes

Monday, May 29, 15:45-17:25

Chair: P. Godignon, *CNM Barcelona*

Co-chair: K.-Y. Lee, *National Taiwan University*

2-1 6.5 kV Schottky-Barrier-Diode-Embedded SiC-MOSFET for Compact Full-Unipolar Module

K. Kawahara, S. Hino, K. Sadamatsu, Y. Nakao,
Y. Yamashiro, Y. Yamamoto, T. Iwamatsu, S. Nakata,
S. Tomohisa and S. Yamakawa

Mitsubishi Electric Corporation, Japan

2-2 High Efficiency High Reliability SiC MOSFET with Monolithically Integrated Schottky Rectifier

F.-J. Hsu, C.-T. Yen, C.-C. Hung, H.-T. Hung, C.-Y. Lee,
L.-S. Lee, Y.-F. Huang, T.-L. Chen and P.-J. Chuang

Hestia Power Incorporated, Taiwan

2-3 SiC MOSFET with Built-in SBD for Reduction of Reverse Recovery Charge and Switching Loss in 10-kV Applications

H. Jiang^{1,2}, J. Wei³, X. Dai^{1,2}, C. Zheng^{1,2}, M. Ke¹,
X. Deng⁴, Y. Sharma¹, I. Deviny¹ and P. Mawby⁵

¹*Dynex Semiconductor Ltd., UK*, ²*Zhuzhou CRRC Times Electric Co., Ltd., China*, ³*Hong Kong University of Science and Technology, Hong Kong*, ⁴*University of Electronic Science and Technology of China, China* and ⁵*University of Warwick, UK*

2-4 Experimental Investigation of SiC 6.5kV JBS Diodes Safe Operating Area

A. Mihaila¹, E. Bianda¹, L. Knoll¹, U. Vemulapati¹,
L. Kranz¹, G. Alfieri¹, V. Soler², P. Godignon²,
C. Papadopoulos¹ and M. Rahimo¹

¹*ABB Switzerland Ltd., Switzerland* and ²*Consejo Superior de Investigaciones Científicas, Spain*

Session 3: IGBTs

Tuesday, May 30, 8:45-10:25

Chair: T. Minato, *Mitsubishi Electric Corporation*

Co-chair: T. Laska, *Infineon Technologies*

**3-1 A Novel Hybrid Power Module with Dual Side-Gate
HiGT and SiC-SBD**

Y. Takeuchi, T. Miyoshi, T. Furukawa, M. Shiraishi and
M. Mori

Hitachi, Ltd., Japan

**3-2 Conductivity Modulation in the Channel Inversion Layer
of Very Narrow Mesa IGBT**

M. Tanaka¹ and A. Nakagawa²

¹*Nihon Synopsys G.K., Japan* and ²*Nakagawa Consulting
Office, LLC., Japan*

**3-3 Hole Path Concept for Low Switching Loss and Low
EMI Noise with High IE-Effect**

M. Sawada¹, Y. Sakurai¹, K. Ohi¹, Y. Ikura¹,
Y. Onozawa¹, T. Yamazaki¹ and Y. Nabetani²

¹*Fuji Electric Co., Ltd, Japan* and ²*University of
Yamanashi, Japan*

**3-4 A New Sub-Micron Trench Cell Concept in Ultrathin
Wafer Technology for Next Generation 1200 V IGBTs**

C. Jaeger¹, A. Philippou¹, A. Vellei², J.G. Laven¹ and
A. Härtl¹

¹*Infineon Technologies AG, Germany* and ²*Infineon
Technologies Austria AG, Austria*

Session 4: Low Voltage Devices & Power IC Device Technology

Tuesday, May 30, 10:40-12:20

Chair: P. Rutter, *Nexperia*

Co-chair: N. Fujishima, *Fuji Electric Co., Ltd.*

**4-1 A 90nm Bulk BiCDMOS Platform Technology with 15-
80V LD-MOSFETs for Automotive Applications**

H. Fujii¹, S. Tokumitsu¹, T. Mori¹, T. Yamashita²,
T. Maruyama², T. Maruyama², Y. Maruyama¹,
S. Nishimoto¹, H. Arie¹, S. Kubo¹ and T. Ipposhi¹

¹*Renesas Semiconductor Manufacturing Co., Ltd., Japan*
and ²*Renesas Electronics Corporation, Japan*

**4-2 High/Low-Side Hybrid Output Transistor with High
Thermal-SOA**

S. Wada¹, K. Ikegaya², T. Oshima² and Y. Kobayashi²

¹*Hitachi, Ltd., Japan* and ²*Hitachi Automotive Systems,
Japan*

4-3 Trench Schottky Rectifiers with Non-Uniform Trench Depths

M. Mudholkar, M.T. Quddus, Y. Kalderon,
M. Thomason and A. Salih
ON Semiconductor, USA

4-4 A Composite Structure Named Self-Adjusted Conductivity Modulation SOI-LIGBT with Low On-State Voltage

W. Sun¹, J. Zhu¹, Z. Yang¹, F. Bian¹, X. Tong¹, Y. Tian¹,
Y. Yi¹, Y. Gu², S. Zhang² and W. Su²
¹*Southeast University, China* and ²*CSMC Technologies Corporation, China*

Session 5: GaN Device: Technology and Dynamic Effects
Tuesday, May 30, 13:50-15:30

Chair: O. Häberlen, *Infineon Technologies*

Co-chair: Y. Uemoto, *Panasonic Corporation*

5-1 High-Performance Fully-Recessed Enhancement-Mode GaN MIS-FETs with Crystalline Oxide Interlayer

M. Hua^{1,2}, Z. Zhang¹, Q. Qian¹, J. Wei¹, Q. Bao¹,
G. Tang¹ and K.J. Chen^{1,2}
¹*Hong Kong University of Science and Technology, Hong Kong* and ²*HKUST Shenzhen Research Institute, China*

5-2 Kilovolt GaN MOSHEMT on Silicon Substrate with Breakdown Electric Field Close to the Theoretical Limit

M. Tao¹, M. Wang¹, C.P. Wen¹, J. Wang¹, Y. Hao¹,
W. Wu¹, K. Cheng² and B. Shen¹
¹*Peking University, China* and ²*Enkris Semiconductor, China*

5-3 Negative Dynamic Ron in AlGaN/GaN Power Devices

P. Moens¹, M.J. Uren², A. Banerjee¹, M. Meneghini³,
B. Padmanabhan⁴, W. Jeon⁴, S. Karboyan², M. Kuball²,
G. Meneghesso³, E. Zanoni³ and M. Tack¹
¹*ON Semiconductor, Belgium*, ²*University of Bristol, UK*, ³*Università degli Studi di Padova, Italy* and ⁴*ON Semiconductor, USA*

5-4 Buffer Trapping-Induced R_{on} Degradation in GaN-on-Si Power Transistors: Role of Electron Injection from Si Substrate

S. Yang¹, C. Zhou², S. Han¹, K. Sheng¹ and K.J. Chen²
¹*Zhejiang University, China* and ²*Hong Kong University of Science and Technology, Hong Kong*

Poster Session 1: High Voltage

Tuesday, May 30, 15:45-17:45

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

HV-P1 High-Voltage Diode Robustness During Short-Circuit Type III

J. Fuhrmann, D. Hammes and H.-G. Eckel
Universität Rostock, Germany

HV-P2 A New 1200 V-Class Edge Termination Structure with Trench Double Field Plates for High dV/dt Performance

W. Yang¹, H. Feng¹, Y. Liu¹, X. Fang¹, Y. Onozawa²,
H. Tanaka², K. Mitsuzuka² and J.K.O. Sin¹

¹*Hong Kong University of Science and Technology, Hong Kong* and ²*Fuji Electric Co., Ltd., Japan*

HV-P3 A Novel Injection Enhanced Floating Emitter (IEFE) IGBT Structure Improving the Ruggedness Against Short-Circuit and Thermal Destruction

R. Bhojani¹, J. Lutz¹, R. Baburske², H.-J. Schulze² and
F.-J. Niedernostheide²

¹*Technische Universität Chemnitz, Germany* and
²*Infineon Technologies AG, Germany*

HV-P4 Advanced RFC Diode Utilizing a Novel Vertical Structure for Softness and High Dynamic Ruggedness

K. Nakamura and K. Shimizu
Mitsubishi Electric Corporation, Japan

HV-P5 Novel Emitter Controlled Diode with Copper Metallization in Ultrathin Wafer Technology: Setting a Performance Benchmark

F.J. Santos Rodriguez¹, D. Schloegl¹, F. Hille²,
P.C. Brandt², M. Pfaffenlehner², A.R. Stegner² and
A. Härtl²

¹*Infineon Technologies Austria AG, Austria* and ²*Infineon Technologies AG, Germany*

HV-P6 Study of the Electrostatic Potential of the Floating-P Region During the Turn-on Period of IGBT

Y. Ikura¹, Y. Onozawa¹ and A. Nakagawa²

¹*Fuji Electric Co., Ltd., Japan* and ²*Nakagawa Consulting Office, LLC., Japan*

HV-P7 A Snapback-Free RC-IGBT with Alternating N/P Buffers

G. Deng, X. Luo, K. Zhou, Q. He, X. Ruan, Q. Liu,
T. Sun and B. Zhang

University of Electronic Science and Technology of China, China

HV-P8 RFC Diode with High Avalanche Stability and UIS Capability

F. Masuoka, K. Tanaka, T. Kachi, Y. Yoshiura and
K. Shimizu

Mitsubishi Electric Corporation, Japan

- HV-P9 Direct Photo Emission Monitoring for Analysis of IGBT Destruction Mechanism Using Streak Camera**
T. Matsudai¹, K. Endo¹, T. Ogura¹, T. Matsumoto²,
K. Uchiyama², F. Niikura² and K. Koshikawa
¹Toshiba Corporation, Japan and ²Hamamatsu Photonics K.K., Japan
- HV-P10 Transient Overvoltage Induced Failure of MOS-Controlled Thyristor under Ultra-High di/dt Condition**
C. Liu, W. Chen, H. Tao, Y. Shi, X. Tang, W. Gao,
Q. Zhou, Z. Li and B. Zhang
University of Electronic Science and Technology of China, China
- HV-P11 IGBT Field-Stop Design for Good Short Circuit Ruggedness and a Better Trade-Off with Respect to Static and Dynamic Switching Characteristics**
H.P. Felsl, F.-J. Niedernostheide and H.-J. Schulze
Infineon Technologies AG, Germany
- HV-P12 A Novel 1700V RET-IGBT (Recessed Emitter Trench IGBT) Shows Record Low $V_{CE(ON)}$, Enhanced Current Handling Capability and Short Circuit Robustness**
I. Deviny¹, H. Luo^{2,3}, Q. Xiao^{2,3}, Y. Yao^{2,3}, C. Zhu¹,
L.-K. Ngwendson¹, H. Xiao^{2,3}, X. Dai^{1,2,3} and G. Liu^{2,3}
¹Dynex Semiconductor Ltd., UK, ²State key Laboratory of Advanced Power Semiconductor Devices, China and
³Zhuzhou CRRC Times Electric Co., Ltd., China
- HV-P13 TCAD Analysis of Short-Circuit Oscillations in IGBTs**
P. Diaz Reigosa¹, F. Iannuzzo¹ and M. Rahimo²
¹Aalborg University, Denmark and ²ABB Switzerland Ltd., Switzerland
- HV-P14 Investigations of Inhomogeneous Reverse Recovery Behavior of the Body Diode in Superjunction MOSFET**
Z. Yang¹, J. Zhu¹, X. Tong¹, W. Sun¹, F. Bian¹, Y. Tian¹,
Y. Zhu², P. Ye², Z. Li² and B. Hou³
¹Southeast University, China, ²WUXI NCE Power CO., LTD, China and ³No.5 Electronics Research Institute of the Ministry of Industry and Information Technology, China
- HV-P15 Physics of Current Limited Failures During Avalanche for 600V Fast Recovery Diodes**
L. Maresca, M. Riccio, P. Mirone, G. Romano,
G. Breglio and A. Irace
Università degli Studi di Napoli Federico II, Italy

HV-P16 Free-Carrier Absorption Experiments for the Investigation of the Physical Device Properties in IGBTs with Hydrogen-Related Donors

A. Korzenietz¹, G. Wachutka¹, F. Hille², C. Sandow² and F.-J. Niedernostheide²

¹*Technische Universität München, Germany and*

²*Infineon Technologies AG, Germany*

HV-P17 Formulation of Single Event Burnout Failure Rate for High Voltage Devices in Satellite Electrical Power System

Y. Shiba, E. Dashdondog, M. Sudo and I. Omura

Kyushu Institute of Technology, Japan

Poster Session 1: Power ICs

Tuesday, May 30, 15:45-17:45

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

ICD-P1 A Circuit Simulation Flow for Substrate Minority Carrier Injection in Smart Power ICs

M. Kollmitzer¹, M. Olbrich² and E. Barke²

¹*Infineon Technologies Austria AG, Austria and* ²*Leibniz University Hannover, Germany*

ICD-P2 A New Downsized HVIC with High ESD Tolerance

T. Tanaka, M. Yamaji, A. Jonishi, H. Ohashi and H. Sumida

Fuji Electric Co., Ltd., Japan

ICD-P3 Distributed Electro-Thermal Model Based on Fast and Scalable Algorithm for GaN Power Devices and Circuit Simulations

V. Sodan^{1,2}, S. Stoffels¹, H. Oprins¹, M. Baelmans², S. Decoutere¹ and I. De Wolf^{1,2}

¹*IMEC, Belgium and* ²*Katholieke Universiteit Leuven, Belgium*

ICD-P4 Investigation of a Latch-Up Immune Silicon Controlled Rectifier for Robust ESD Application

Z. Qi¹, M. Qiao¹, X. Zhou¹, W. Yang¹, D. Fang^{1,2}, S. Cheng^{1,2}, S. Zhang², Z. Li¹ and B. Zhang¹

¹*University of Electronic Science and Technology of China, China and* ²*CSMC Technologies Co., Ltd., China*

ICD-P5 Riddle and Bond Silicon on Insulator (RABSOI)

R. Spetik, F. Kudrna and L. Valek

ON Semiconductor s.r.o Czech Republic, Czech Republic

Poster Session 1: GaN Power

Tuesday, May 30, 15:45-17:45

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

GaN-P1 Design Considerations of Vertical GaN Nanowire Schottky Barrier Diodes

G. Sabui¹, V.Z. Zubialeovich², M. White², P. Pampili², P.J. Parbrook², M. McLaren³, M. Arredondo-Arechavala³ and Z.J. Shen¹

¹*Illinois Institute of Technology, USA*, ²*University College Cork, Ireland* and ³*Queen's University Belfast, Ireland*

GaN-P2 Highly Reliable GaN MOS-HFET with High Short-Circuit Capability

Y. Eum, K. Oyama, N. Otake and S. Hoshi
Denso Corporation, Japan

GaN-P3 Relation between UIS Withstanding Capability and Gate Leakage Currents for High Voltage GaN-HEMTs

T. Naka and W. Saito
Toshiba Corporation, Japan

GaN-P4 An AlGaIn/GaN Current Regulating Diode

A. Zhang, Q. Zhou, W. Chen, Y. Shi, Z. Li and B. Zhang
University of Electronic Science and Technology of China, China

GaN-P5 A High-Performance GaN E-Mode Reverse Blocking MISHEMT with MIS Field Effect Drain for Bidirectional Switch

Y. Shi, W. Chen, C. Liu, G. Hu, J. Liu, X. Cui, H. Tao, J. Zhang, Y. Shi, A. Zhang, Z. Li, Q. Zhou and B. Zhang
University of Electronic Science and Technology of China, China

GaN-P6 Experimental Study of the Short-Circuit Performance for a 600V Normally-Off p-Gate GaN HEMT

T. Oeder^{1,2}, A. Castellazzi³ and M. Pfof⁴
¹*Robert Bosch Center for Power Electronics, Germany*,
²*Reutlingen University, Germany*, ³*University of Nottingham, UK* and ⁴*Technische Universität Dortmund, Germany*

GaN-P7 PEALD Induced Interface Engineering of AlNO/AlGaIn/GaN MIS Diode with Alternate Insertion of AlN in Al₂O₃

Q. Wang^{1,2}, X. Cheng¹, L. Zheng^{1,2}, L. Shen^{1,2}, J. Li^{1,2}, D. Zhang^{1,2}, R. Qian^{1,2} and Y. Yu¹
¹*Chinese Academy of Sciences, China* and ²*University of Chinese Academy of Sciences, China*

GaN-P8 Design and Control of Interface Reaction between Al-Based Dielectrics and AlGa_N Layer for Hysteresis-Free AlGa_N/GaN MOS-HFETs

K. Watanabe¹, M. Nozaki¹, T. Yamada¹, S. Nakazawa², Y. Anda², M. Ishida², T. Ueda², A. Yoshigoe³, T. Hosoi¹, T. Shimura¹ and H. Watanabe¹

¹*Osaka University, Japan*, ²*Panasonic Corporation, Japan* and ³*Japan Atomic Energy Agency, Japan*

GaN-P9 Switching Characteristics of Monolithically Integrated Si-GaN Cascoded Rectifiers

J. Ren, C. Liu, C.W. Tang, K.M. Lau and J.K.O. Sin

Hong Kong University of Science and Technology, Hong Kong

GaN-P10 On the Vertical Leakage of GaN-on-Si Lateral Transistors and the Effect of Emission and Trap-to-Trap-Tunneling Through the AlN/Si Barrier

G. Longobardi¹, S. Yang¹, D. Pagnano¹, G. Camuso¹, F. Udrea¹, J. Sun², R. Garg², M. Imam² and A. Charles²

¹*University of Cambridge, UK* and ²*Infineon Technologies Americas Corp, USA*

GaN-P11 Investigation of Current Collapse Mechanism of LPCVD Si₃N₄ Passivated AlGa_N/GaN HEMTs by Fast Soft-Switched Current-DLTS and CC-DLTS

X. Wang¹, X. Kang¹, J. Zhang², K. Wei¹, S. Huang¹ and X. Liu¹

¹*Chinese Academy of Sciences, China* and ²*University of Electronic Science and Technology of China, China*

GaN-P12 Impact of Substrate Termination on Dynamic Performance of GaN-on-Si Lateral Power Devices

G. Tang^{1,2}, J. Wei^{1,2}, Z. Zhang¹, X. Tang^{1,2}, M. Hua^{1,2}, H. Wang¹ and K.J. Chen^{1,2}

¹*Hong Kong University of Science and Technology, Hong Kong* and ²*HKUST Shenzhen Research Institute, China*

Session 6: SiC MOSFETs

Wednesday, May 31, 9:00-11:05

Chair: T. Kuroiwa, *Mitsubishi Electric Corporation*

Co-chair: A. Zhang, *Xi'an Jiaotong University*

6-1 Performance and Ruggedness of 1200V SiC - Trench - MOSFET

D. Peters¹, R. Siemienieć², T. Aichinger², T. Basler¹, R. Esteve², W. Bergner² and D. Kueck²

¹*Infineon Technologies AG, Germany* and ²*Infineon Technologies Austria AG, Austria*

- 6-2 Robust 3.3kV Silicon Carbide MOSFETs with Surge and Short Circuit Capability**
 L. Knoll, A. Mihaila, F. Bauer, V. Sundaramoorthy,
 E. Bianda, R. Minamisawa, L. Kranz, M. Bellini,
 U. Vemulapati, H. Bartolf, S. Kicin, S. Skibin,
 C. Papadopoulos and M. Rahimo
ABB Switzerland Ltd., Switzerland
- 6-3 Reliability-Aware Design of Metal/High-*K* Gate Stack for High-Performance SiC Power MOSFET**
 T. Hosoi¹, S. Azumo², Y. Kashiwagi², S. Hosaka²,
 K. Yamamoto³, M. Aketa³, H. Asahara³, T. Nakamura³,
 T. Kimoto⁴, T. Shimura¹ and H. Watanabe¹
¹*Osaka University, Japan*, ²*Tokyo Electron Limited, Japan*, ³*ROHM Co., Ltd., Japan* and ⁴*Kyoto University, Japan*
- 6-4 Reliability Assessment of a Large Population of 3.3 kV, 45 A 4H-SiC MOSFETs**
 E. Van Brunt, D.J. Lichtenwalner, R. Leonard, A. Burk,
 S. Sabri, B. Hull, S. Allen and J.W. Palmour
Wolfspeed, USA
- 6-5 Design and Fabrication of 3.3kV SiC MOSFETs for Industrial Applications (Late News)**
 X. Huang, L. Fursin, A. Bhalla, W. Simon and J.C. Dries
United Silicon Carbide Inc., USA

Session 7: Packaging: Power Modules

Wednesday, May 31, 11:20-12:35

Chair: S. Nagai, *Panasonic Corporation*

Co-chair: A. Castellazzi, *Nottingham University*

- 7-1 High Efficient Approach to Utilize SiC MOSFET Potential in Power Modules**
 I. Kasko, S.E. Berberich, M. Gross, P. Beckedahl and
 S. Buetow
Semikron Elektronik GmbH & Co. KG, Germany
- 7-2 High Power Density Side-Gate HiGT Modules with Sintered Cu Having Superior High-Temperature Reliability to Sintered Ag**
 T. Furukawa¹, M. Shiraishi¹, Y. Yasuda¹, A. Konno¹,
 M. Mori¹, T. Morita², S. Watanabe², T. Arai²,
 M. Nakamura² and D. Kawase²
¹*Hitachi, Ltd., Japan* and ²*Hitachi Power Semiconductor Device, Ltd., Japan*
- 7-3 New Power Module Integrating Output Current Measurement Function**
 S. Tabata¹, K. Hasegawa¹, M. Tsukuda^{1,2} and I. Omura¹
¹*Kyushu Institute of Technology, Japan* and ²*Green Electronics Research Institute, Japan*

Session 8: Power ICs: Automotive and Industrial Applications

Wednesday, May 31, 14:05-14:55

Chair: J. Sakano, *Hitachi, Ltd.*

Co-chair: M. Swenenberg, *NXP Semiconductors*

8-1 Fully Integrated High Voltage High Current Gate Driver for MOSFET-Inverters

B. Vogler, R. Herzer, M. Dienstbier and S. Buetow
Semikron Elektronik GmbH & Co. KG, Germany

8-2 An IGBT Gate Driver IC with Collector Current Sensing

J. Chen¹, W. Zhang¹, A. Shorten¹, J. Yu¹, W.T. Ng¹,
M. Sasaki², T. Kawashima² and H. Nishio²

¹*University of Toronto, Canada* and ²*Fuji Electric Co., Ltd., Japan*

Poster Session 2: Low Voltage & Power IC Device

Wednesday, May 31, 15:10-17:10

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

LVT-P1 Novel LDMOS with Assisted Deplete-Substrate Layer Consist of Super Junction under the Drain

S. Yuan, B. Duan, H. Cai, Z. Cao and Y. Yang
Xidian University, China

LVT-P2 Novel Superjunction LDMOS with Multi-Floating Buried Layers

Z. Cao, B. Duan, S. Yuan, H. Guo, J. Lv, T. Shi and
Y. Yang
Xidian University, China

LVT-P3 180nm HVIC Technology for Digital AC/DC Power Conversion

D. Disney, W.-C. Lin, X. Liu, S. Pandey and J. Kim
GLOBALFOUNDRIES Singapore Pte. Ltd., Singapore

LVT-P4 U-Shaped Channel SOI-LIGBT with Dual Trenches to Improve the Trade-Off Between Saturation Voltage and Turn-Off Loss

L. Zhang¹, J. Zhu¹, W. Sun¹, M. Zhao¹, J. Chen¹,
X. Huang¹, D. Ding¹, Y. Gu², S. Zhang² and B. Hou³
¹*Southeast University, China*, ²*CSMC Technologies Corporation, China* and ³*No.5 Electronics Research Institute of the Ministry of Industry and Information Technology, China*

- LVT-P5 Best-in-Class LDMOS with Ultra-Shallow Trench Isolation and P-Buried Layer from 18V to 40V in 0.18 μ m BCD Technology**
F. Jin^{1,2}, D. Liu¹, J. Xing¹, X. Yang¹, J. Yang¹, W. Qian¹, W. Yue¹, P. Wang², M. Qiao³ and B. Zhang³
¹Shanghai Huahong Grace Semiconductor Manufacturing Corporation, China, ²Fudan University, China and ³University of Electronic Science and Technology of China, China
- LVT-P6 A Novel 80V HS-DMOS with Gradual-RESURF Profile to Reduce Ron_sp for High-Side Operation**
T.-Y. Huang¹, C.-H. Huang^{1,2}, C.-F. Huang², J.-M. Liu¹, K.-H. Lo^{1,2}, C.-H. Cheng², J.-Y. Jiang², T.-Y. Tsai¹, T.-W. Liao¹ and J. Gong³
¹Richtek Technology Corporation, Taiwan, ²National Tsing Hua University, Taiwan and ³Tunghai University, Taiwan
- LVT-P7 Dielectric RESURF as an Alternative to Shield RESURF for an Improved and Easy-to-Manufacture Low Voltage Trench MOSFETs**
Z. Hossain¹, G. Sabui² and J.Z. Shen²
¹ON Semiconductor, USA and ²Illinois Institute of Technology, USA
- LVT-P8 Low On-Resistance High Voltage Thin Layer SOI LDMOS Transistors with Stepped Field Plates**
K. Hara¹, T. Kakegawa¹, S. Wada¹, T. Utsumi² and T. Oda²
¹Hitachi, Ltd., Japan and ²Hitachi Power Semiconductor Device, Ltd., Japan
- LVT-P9 A Novel High-Voltage LDMOS with Shielding-Contact Structure for HCI SOA Enhancement**
H.-L. Liu, Z.-W. Jhou, S.-T. Huang, S.-W. Lin, K.-F. Lin, C.-T. Lee and C.-C. Wang
United Microelectronics Corporation, Taiwan
- LVT-P10 A Snapback-Free Shorted-Anode SOI LIGBT with Multi-Segment Anode**
K. Zhou, T. Sun, Q. Liu, B. Zhang, Z. Li and X. Luo
University of Electronic Science and Technology of China, China
- LVT-P11 Edge Termination Design of a 700-V Triple RESURF LDMOS with N-Type Top Layer**
M. Qiao¹, Z. Wang¹, H. Wang², F. Jin², Z. Li¹ and B. Zhang¹
¹University of Electronic Science and Technology of China, China and ²Shanghai Huahong Grace Semiconductor Manufacturing Corporation, China

LVT-P12 A Novel 700V Deep Trench Isolated Double RESURF LDMOS with P-Sink Layer

S. Cheng^{1,2}, D. Fang^{1,2}, M. Qiao¹, S. Zhang², G. Zhang², Y. Gu², Y. He¹, X. Zhou¹, Z. Qi¹, Z. Li¹ and B. Zhang¹

¹*University of Electronic Science and Technology of China, China* and ²*CSMC Technologies Corporation, China*

LVT-P13 Simple and Efficient Approach to Improve Hot Carrier Immunity of a p-LDMOSFET

A. Sakai¹, K. Eikyu¹, H. Fujii², T. Mori², Y. Akiyama¹ and Y. Yamaguchi¹

¹*Renesas Electronics Corporation, Japan* and ²*Renesas Semiconductor Manufacturing Co., Ltd., Japan*

LVT-P14 High-Speed Power MOSFET with Low Reverse Transfer Capacitance Using a Trench/Planar Gate Architecture

J. Wei¹, Y. Wang¹, M. Zhang², H. Jiang^{3,4} and K.J. Chen¹

¹*Hong Kong University of Science and Technology, Hong Kong*, ²*Hong Kong Polytechnic University, Hong Kong*, ³*Dynex Semiconductor Ltd., UK* and ⁴*Zhuzhou CRRC Times Electric Co., Ltd., China*

LVT-P15 A Novel Contact Field Plate Application in Drain-Extended-MOSFET Transistors

L. Wei, C. Chao, U. Singh, R. Jain, L.L. Goh and P.R. Verma

GLOBALFOUNDRIES Singapore Pte. Ltd., Singapore

LVT-P16 Increasing Breakdown Voltage of p-Channel LDMOS in BCD Technology with Novel Backside Process

C. Schmidt and G. Spitzlsperger

LFoundry S.r.l., Germany

Poster Session 2: SiC and Other Material Devices

Wednesday, May 31, 15:10-17:10

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

SiC-P1 Low on-Resistance and Fast Switching of 13-kV SiC MOSFETs with Optimized Junction Field-Effect Transistor Region

H. Kitai¹, Y. Hozumi¹, H. Shiomi¹, K. Fukuda¹ and M. Furumai²

¹*National Institute of Advanced Industrial Science and Technology, Japan* and ²*Sumitomo Electric Industries, Ltd., Japan*

SiC-P2 Suppression of Charge Accumulation on Termination Area of 4H-SiC Power Devices

H. Matsushima, R. Yamada and A. Shima
Hitachi, Ltd., Japan

- SiC-P3 Design of Self-Aligned 3.3-kV DMOSFET Using Tilted Ion Implantation**
T. Morikawa, T. Ishigaki and A. Shima
Hitachi, Ltd., Japan
- SiC-P4 A New SiC Diode with Significantly Reduced Threshold Voltage**
M. Draghici¹, R. Rupp², R. Elpelt², R. Gerlach² and R. Schörner²
¹*Infineon Technologies Austria AG, Austria* and ²*Infineon Technologies AG, Germany*
- SiC-P5 Interfacial Damage Extraction Method for SiC Power MOSFETs Based on C-V Characteristics**
J. Wei¹, S. Liu¹, R. Ye¹, X. Chen¹, H. Song¹, W. Sun¹, W. Su², S. Ma², Y. Liu², F. Lin² and B. Hou³
¹*Southeast University, China*, ²*CSMC Technologies Corporation, China* and ³*Science and Technology on Reliability Physics and Application Technology of Electronic Component Laboratory, China*
- SiC-P6 Experimental and Numerical Demonstration and Optimized Methods for SiC Trench MOSFET Short-Circuit Capability**
M. Namai, J. An, H. Yano and N. Iwamuro
University of Tsukuba, Japan
- SiC-P7 Power Cycling Methods for SiC MOSFETs**
C. Herold, J. Sun, P. Seidel, L. Tinschert and J. Lutz
Technische Universität Chemnitz, Germany
- SiC-P8 Highly Rugged 1200 V 80 mΩ 4-H SiC Power MOSFET**
I.-H. Ji, A. Gendron-Hansen, M. Lee, E. Maxwell, B. Odekirk, D. Sdrulla, C. Hong, A.S. Kashyap and F. Faheem
Microsemi Corporation, USA
- SiC-P9 A Comparative Study of Channel Designs for SiC MOSFETs: Accumulation Mode Channel Vs. Inversion Mode Channel**
W. Sung¹, K. Han² and B.J. Baliga²
¹*State University of New York Polytechnic Institute, USA* and ²*North Carolina State University, USA*
- SiC-P10 Characterization of X-Ray Radiation Hardness of Diamond Schottky Barrier Diode and Metal-Semiconductor Field-Effect Transistor**
H. Umezawa¹, S. Ohmagari¹, Y. Mokuno¹ and J.H. Kaneko²
¹*National Institute of Advanced Industrial Science and Technology, Japan* and ²*Hokkaido University, Japan*

SiC-P11 Highly Accurate Virtual Dynamic Characterization of Discrete SiC Power Devices

I. Kovačević-Badstübner, T. Ziemann, B. Kakarla and U. Grossner
Eidgenössische Technische Hochschule Zürich, Switzerland

SiC-P12 Charge Storage Effect in SiC Trench MOSFET with a Floating p-Shield and Its Impact on Dynamic Performances

J. Wei¹, M. Zhang², H. Jiang^{3,4}, H. Wang¹ and K.J. Chen¹
¹*Hong Kong University of Science and Technology, Hong Kong*, ²*Hong Kong Polytechnic University, Hong Kong*, ³*Dynex Semiconductor Ltd., UK* and ⁴*Zhuzhou CRRC Times Electric Co., Ltd., China*

SiC-P13 Influence of Gate Bias on the Avalanche Ruggedness of SiC Power MOSFETs

A. Fayyaz¹, A. Castellazzi¹, G. Romano², M. Riccio², A. Irace², J. Urresti³ and N. Wright³
¹*University of Nottingham, UK*, ²*Università degli Studi di Napoli Federico II, Italy* and ³*Newcastle University, UK*

SiC-P14 Evaluation of Drain Current Decrease by AC Gate Bias Stress in Commercially Available SiC MOSFETs

M. Sometani¹, Y. Iwahashi¹, M. Okamoto¹, S. Harada¹, Y. Yonezawa¹, H. Okumura¹ and H. Yano²
¹*National Institute of Advanced Industrial Science and Technology, Japan* and ²*University of Tsukuba, Japan*

SiC-P15 Short Circuit Capability and High Temperature Channel Mobility of SiC MOSFETs

J. Sun, H. Xu, X. Wu, S. Yang, Q. Guo and K. Sheng
Zhejiang University, China

Poster Session 2: Module and Package

Wednesday, May 31, 15:10-17:10

Chair: T. Yamazaki, *Fuji Electric Co., Ltd.*

PK-P1 A New Characterization Technique for Extracting Parasitic Inductances of Fast Switching Power MOSFETs Using Two-Port Vector Network Analyzer

T. Liu, R. Ning, T.Y. Wong and Z.J. Shen
Illinois Institute of Technology, USA

PK-P2 Current Distribution Based Power Module Screening by New Normal/Abnormal Classification Method with Image Processing

M. Tsukuda¹, D. Yuki², H. Tomonaga², H. Kim² and I. Omura²
¹*Green Electronics Research Institute, Japan* and ²*Kyushu Institute of Technology, Japan*

- PK-P3 Power Cycling Capability of High Power IGBT Modules with Focus on Short Load Pulse Duration**
G. Zeng¹, Y. Ye¹, J. Lutz¹, R. Alvarez² and P. Correa²
¹*Technische Universität Chemnitz, Germany and*
²*Siemens AG, Germany*
- PK-P4 Highly Thermal-Fatigue Resistant Si₃N₄ Substrates with Excellent Mechanical and Thermal Properties**
H. Miyazaki¹, Y. Zhou¹, K. Hirao¹, S. Fukuda¹, N. Izu¹,
H. Hyuga¹, S. Iwakiri² and H. Hirotsumi²
¹*National Institute of Advanced Industrial Science and Technology, Japan and* ²*Denka Co., Ltd., Japan*
- PK-P5 High Power, High Frequency SiC-MOSFET System with Outstanding Performance, Power Density and Reliability**
S. Buetow, R. Herzer, G. Koenigsmann, M. Rossberg and
A. Maul
Semikron Elektronik GmbH & Co. KG, Germany
- PK-P6 Stacked Resin Structure for Reducing Warpage of Transfer-Molded Modules**
S. Iwahashi, T. Otsuka and T. Nakamura
ROHM Co., Ltd., Japan
- PK-P7 Suppression of Self-Excited Oscillation for Common Package of Si-IGBT and SiC-MOS**
K. Saito¹, T. Miyoshi², D. Kawase³, S. Hayakawa³,
T. Masuda² and Y. Sasajima⁴
¹*Hitachi Europe Ltd., UK,* ²*Hitachi, Ltd., Japan,* ³*Hitachi Power Semiconductor Device, Ltd., Japan and* ⁴*Ibaraki University, Japan*
- PK-P8 Chip-on-Board Assembly of 800V Si L-IGBTs for High Performance Ultra-Compact LED Drivers**
A.M. Aliyu¹, B. Mouawad¹, A. Castellazzi¹, P. Rajaguru²,
C. Bailey², V. Pathirana³, N. Udugampola³, T. Trajkovic³
and F. Udrea³
¹*University of Nottingham, UK,* ²*University of Greenwich, UK and* ³*University of Cambridge & Cambridge Microelectronics Ltd., UK*
- PK-P9 Pressure Contact Multi-Chip Packaging of SiC Schottky Diodes**
J. Ortiz Gonzalez¹, O. Alatisse¹, P. Mawby¹, A.M. Aliyu²
and A. Castellazzi²
¹*University of Warwick, UK and* ²*University of Nottingham, UK*
- PK-P10 Improving the Die Utilization and Lifetime in a Multi-Die SiC Power Module by Means of Integrated Per-Die Gate Buffers**
J. Ewanchuk, J. Brandelero and S. Molloy
Mitsubishi Electric Research Centre Europe, France

PK-P11 Optimal Design of SiC MOSFETs for 20kW DCDC Converter

W. Zhou, S. Yang, X. Wu and K. Sheng
Zhejiang University, China

Session 9: GaN Device: Robustness and Switching Losses

Thursday, June 1, 8:35-9:50

Chair: S. Pendharkar, *Texas Instruments*

Co-chair: T. Tsai, *TSMC*

9-1 New Calorimetric Power Transistor Soft-Switching Loss Measurement Based on Accurate Temperature Rise Monitoring

D. Neumayr, M. Guacci, D. Bortis and J.W. Kolar
Eidgenössische Technische Hochschule Zürich, Switzerland

9-2 Pulse Robustness of AlGaIn/GaN HEMTs with Schottky- and MIS-Gates

C. Unger¹, M. Mocanu², M. Pfost¹, P. Waltereit³ and R. Reiner³

¹*Technische Universität Dortmund, Germany,*

²*Hochschule Reutlingen, Germany and* ³*Fraunhofer Institute for Applied Solid State Physics, Germany*

9-3 Short-Circuit Capability in p-GaN HEMTs and GaN MISHEMTs

M. Fernández¹, X. Perpiñà¹, M. Vellvehi¹, X. Jordà¹, J. Roig², F. Bauwens² and M. Tack²

¹*Consejo Superior de Investigaciones Científicas, Spain* and ²*ON Semiconductor, Belgium*

Session 10: Low Voltage Devices & Power IC Device Reliability & Ruggedness

Thursday, June 1, 10:05-11:45

Chair: K. Kobayashi, *Toshiba Corporation*

Co-chair: Y. Miura, *Renesas Electronics Corporation*

10-1 Investigation into HCI Improvement by a Split-Recessed-Gate Structure in an STI-Based nLDMOSFET

T. Mori, H. Fujii, S. Kubo and T. Ipposhi
Renesas Semiconductor Manufacturing Co., Ltd., Japan

10-2 Modeling of Time Dependent Breakdown Voltage Degradation in Trench Field Plate Power MOSFET

T. Nishiwaki, K. Kobayashi and Y. Kawaguchi
Toshiba Corporation, Japan

10-3 A New ESD Self-Protection Structure for 700V High Side Gate Drive IC

S. Kim¹, D. LaFontese¹, D. Zhu¹, S. Sridhar¹,
S. Pendharkar¹, H. Endoh² and K. Boku²

¹*Texas Instruments Incorporated, USA* and ²*Texas Instruments Incorporated, Japan*

10-4 HBM Robustness Optimization of Fully Isolated Nch-LDMOS for Negative Input Voltage Using Unique Index Parameter

F. Takeuchi, H. Nagano, T. Sakamoto, K. Kimura and
F. Matsuoka

Toshiba Corporation, Japan

Session 11: High Voltage Devices

Thursday, June 1, 13:05-14:45

Chair: C. Yun, *Trinno Technology*

Co-chair: Y.C. Choi, *Fairchild Semiconductor*

11-1 Process Design of Superjunction MOSFETs for High Drain Current Capability and Low On-Resistance

W. Saito

Toshiba Corporation, Japan

11-2 High Aspect Ratio Deep Trench Termination (HARDT²) Technique Surrounding Die Edge as Dielectric Wall to Improve High Voltage Device Area Efficiency

T. Yamaguchi, H. Okumura, T. Shiraishi, T. Fujita, Y. Ata
and K. Kobayashi

Toshiba Corporation, Japan

11-3 An Advanced Bimode Insulated Gate Transistor BIGT with Low Diode Conduction Losses Under a Positive Gate Bias

M. Rahimo, C. Papadopoulos, C. Corvasce and A. Kopta
ABB Switzerland Ltd., Switzerland

11-4 Dependence of Switching Waveform on Charge Imbalance in Superjunction MOSFET Used in Inductive Load Circuit

D. Arai, S. Hisada, M. Yamaji and S. Kunori

Shindengen Electric Mfg. Co., Ltd., Japan

Session 12: Packaging: Module Technology

Thursday, June 1, 15:00-15:50

Chair: J. Lutz, *Technical University of Chemnitz*

Co-chair: K. Saito, *Hitachi, Ltd.*

12-1 Prominent Interface Structure and Bonding Material of Power Module for High Temperature Operation

K. Sugiura^{1,2}, T. Iwashige¹, J. Kawai¹, K. Tsuruta¹,
C. Chen², S. Nagao², H. Zhang², T. Sugahara²,
K. Suganuma², S. Kurosaka³, Y. Sakuma³ and Y. Oda³

¹*Denso Corporation, Japan*, ²*Osaka University, Japan* and

³*C. Uyemura & Co., Ltd., Japan*

12-2 Highly Reliable High-Temperature Superplastic Al-Zn Eutectoid Solder Joining with Stress Relaxation Characteristics for Next Generation SiC Power Semiconductor Devices

J. Onuki¹, A. Chiba¹, M. Kawakami¹, K. Tamahashi¹,
Y. Sugawara¹, T. Inami¹, M. Kobiyama¹, Y. Motohashi¹
and Y. Kawamata²

¹*Ibaraki University, Japan* and ²*Senju Metal Industry, Japan*

Award & Closing

Thursday, June 1, 15:50-16:10

Chairpersons: M. Mori, *Hitachi, Ltd.*

K. Hamada, *Toyota Motor Corporation*

I. Omura, *Kyushu Institute of Technology*

J. Shen, *Illinois Institute of Technology*