

2017 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP 2017)

**Austin, Texas, USA
17 June 2017**



**IEEE Catalog Number: CFP17SLP-POD
ISBN: 978-1-5386-1537-9**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17SLP-POD
ISBN (Print-On-Demand):	978-1-5386-1537-9
ISBN (Online):	978-1-5386-1536-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Slew-Down: Analysis of Slew Relaxation for Low-Impact Clock Buffers	1
<i>S. Lerner, E. Leggett, B. Taskin</i>	
Timing Driven Routing Tree Construction	5
<i>P. Tu, W.-K. Chow, E. Young</i>	
A Charge Recovery Logic System Bus	13
<i>L. Filippini, B. Taskin</i>	
Clock Tree Synthesis for Heterogeneous 3-D Integrated Circuits	17
<i>I. Daulagala, I. Savidis</i>	
Reconfigurable Topology Synthesis for Application-Specific NoC on Partially Dynamically Reconfigurable FPGAs	23
<i>J. Huang, X. Xu, L. Yao, S. Chen</i>	
Analyzing Voltage Bias and Temperature Induced Aging Effects in Photonic Interconnects for Manycore Computing	31
<i>S. Chittamuru, I. Thakkar, S. Pasricha</i>	
Fence-Aware Detailed-Routability Driven Placement	39
<i>W.-K. Chow, J. Kuang, P. Tu, E. Young</i>	
Frontiers of Timing	46
<i>U. Schlichtmann</i>	
Author Index	