
2017 International Conference on Semiconductor Technology for Ultra Large Scale Integrated Circuits and Thin Film Transistors (ULSIC vs. TFT 6)

Editor:

Y. Kuo

Sponsoring Division:

 **Electronics and Photonics**



Published by
The Electrochemical Society
65 South Main Street, Building D
Pennington, NJ 08534-2839, USA
tel 609 737 1902
fax 609 737 2743
www.electrochem.org

ecst**transactions**TM

Vol. 79, No. 1

Copyright 2017 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

ISBN 978-1-62332-458-2 (Softcover)
ISBN 978-1-60768-816-7 (PDF)

Printed in the United States of America.

ECS Transactions, Volume 79, Issue 1

2017 International Conference on Semiconductor Technology for Ultra Large Scale
Integrated Circuits and Thin Film Transistors (ULSIC vs. TFT 6)

Table of Contents

<i>Preface</i>	<i>iii</i>
----------------	------------

**Chapter 1
Novel Material Concepts**

(Invited) Large Scale Graphene Integration for Silicon Technologies <i>A. Mai, M. Lisker, M. Lukosius, G. Lupina</i>	3
---	---

(Invited) Integration of 2D Materials for Advanced Devices: Challenges and Opportunities <i>R. Addou, R. M. Wallace</i>	11
---	----

(Invited) Multifunctional Amorphous Metal Oxide Thin Films – Structure Transformation for Various Functions <i>Y. Kuo</i>	21
---	----

**Chapter 2
Fabrication Processes and Reliability**

(Invited) Atomically Controlled Processing for Dopant Segregation in CVD Silicon and Germanium Epitaxial Growth <i>J. Murota, Y. Yamamoto, I. Costina, B. Tillack, V. Le Thanh, R. Loo, M. Caymax</i>	33
---	----

(Invited) Low-Temperature Processed InGaZnO MES-FET for Flexible Device Applications <i>M. Furuta, Y. Magari, S. Hashimoto, K. Hamada</i>	43
---	----

(Invited) Instability Mechanisms in Amorphous Oxide Semiconductors Leading to a Threshold Voltage Shift in Thin Film Transistors <i>A. J. Flewitt, K. M. Niang</i>	49
--	----

Chapter 3

Device Physics and Characterization

(Invited) IGZO and a-Si:H : A Topological Constraint Theory View <i>D. G. Ast</i>	59
(Invited) Carrier-Density Dependent Energy Band Gap and Phonon Frequency in Germanium <i>A. Toriumi, S. Kabuyanagi</i>	69
(Invited) Single Defect Characterization at Si/SiO ₂ Interface <i>T. Tsuchiya</i>	79
(Invited) Electrical Integrity and Anisotropy in Dielectric Breakdown of Layered h-BN Insulator <i>K. Nagashio, Y. Hattori, N. Takahashi, T. Taniguchi, K. Watanabe, J. Bao, W. Norimatsu, M. Kusunoki</i>	91
(Invited) Devices in Advanced Technology Nodes: Application-Specific Characterization <i>G. Bersuker, D. G. Pierce, D. Veksler, M. S. Mason</i>	99
(Invited) Photoemission Study of Gate Dielectrics on Gallium Nitride <i>S. Miyazaki, N. X. Truyen, A. Ohta, T. Yamamoto</i>	119

Chapter 4

Memories

(Invited) Trapping Mechanism of Charge Trap Capacitor with Al ₂ O ₃ /High-k/Al ₂ O ₃ Multilayer <i>T. Nabatame</i>	131
(Invited) Advanced Measurement Techniques for the Characterization of ReRAM Devices <i>M. Nafria, R. Rodriguez, M. Porti, J. Martin-Martinez, A. Crespo-Yepes, S. Claramunt, X. Aymerich</i>	139

(Invited) Embedded Oxide Semiconductor Memories: A Key Enabler for Low-Power ULSI	149
--	-----

*T. Ishizu, T. Onuki, S. Nagatsuka, M. Yamaguchi, A. Isobe, Y. Ando,
D. Matsubayashi, K. Kato, H. B. Yao, C. C. Shuai, H. C. Lin, S. H. Wu, S. Yamazaki*

(Invited) Oxide Semiconductor Based Charge Trap Device for NAND Flash Memory	157
--	-----

E. S. Hwang, J. S. Kim, S. M. Jeon, S. J. Lee, Y. Jang, C. S. Hwang

Chapter 5 **Neuron Applications of TFTs**

(Invited) Neuromorphic Application of Oxide Semiconductors	169
--	-----

M. Kimura, T. Matsuda, T. Kameda, Y. Nakashima

Low-Power Display System Enabled by Combining Oxide-Semiconductor and Neural-Network Technologies	177
--	-----

*H. Kunitake, S. Harada, F. Akasawa, Y. Okamoto, T. Nakagawa, T. Aoki,
S. Yoneda, H. Inoue, M. Kozuma, T. Ikeda, Y. Kurokawa, S. Yamazaki*

(Invited) Brain-like Synapse Thin-Film Transistors Using Oxide Semiconductor Channel and Solid Electrolytic Gate Insulator	183
---	-----

S. M. Yoon, E. J. Kim, Y. M. Kim, J. Y. Oh

Author Index	189
--------------	-----