

2017 IEEE International Conference on IC Design and Technology (ICICDT 2017)

**Austin, Texas, USA
23-25 May 2017**



**IEEE Catalog Number: CFP17412-POD
ISBN: 978-1-5090-4503-7**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17412-POD
ISBN (Print-On-Demand):	978-1-5090-4503-7
ISBN (Online):	978-1-5090-4502-0
ISSN:	2381-3555

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

III-V-BASED LOW POWER CMOS DEVICES ON SI PLATFORM	1
<i>S. Takagi, D. H. Ahn, T. Gotow, M. Noguchi, K. Nishi, S.-H. Kim, M. Yokoyama, C.-Y. Chang, S.-H. Yoon, C. Yokoyama, M. Takenaka</i>	
LAYOUT ENGINEERING TO SUPPRESS HYSTERESIS OF NEGATIVE CAPACITANCE	
FINFET	5
<i>Eunah Ko, Jaesung Jo, Changhwan Shin, Bich-Yen Nguyen</i>	
FD-SOI MATERIAL ENABLING CMOS TECHNOLOGY DISRUPTION FROM 65NM TO 12NM	
AND BEYOND	8
<i>W. Schwarzenbach, M. Sellier, B.-Y. Nguyen, C. Girard, C. Maleville</i>	
CHARACTERIZATION OF ATOMIC LAYER DEPOSITED LOW-K SPACER FOR FDSOI	
HIGH-K METAL GATE TRANSISTOR	10
<i>D. H. Triyoso, G. R. Mulfinger, K. Hempel, H. Tao, F. Koehler, L. Kang, A. Kumar, T. McArdle, J. Holt, A. L. Child, S. Straub, F. Ludwig, Z. Chen, J. Kluth, R. Carter</i>	
MICROSTRUCTURE AND FERROELECTRICITY OF BARIUM TITANATE THIN FILMS ON	
SI FOR INTEGRATED PHOTONICS.....	14
<i>Kristy J. Kormondy, Alexander A. Demkov, Youri Popoff, Marilynne Sousa, Felix Eltes, Daniele Caimi, Chiara Marchiori, Jean Fompeyrine, Stefan Abel</i>	
SRAM DESIGNS FOR 5NM NODE AND BEYOND: OPPORTUNITIES AND CHALLENGES	16
<i>T. Huynh-Bao, S. Sakhare, J. Ryckaert, A. Spessot, D. Verkest, A. Mocuta</i>	
DEDICATED TECHNOLOGY THRESHOLD VOLTAGE TUNING FOR 6T SRAM BEYOND N7.....	20
<i>Mohit Kumar Gupta, Pieter Weckx, Stefan Cosemans, Pieter Schuddinck, Rogier Baert, Doyoung Jang, Yasser Sherazi, Praveen Raghavan, Alessio Spessot, Anda Mocuta, Wim Dehaene</i>	
NRAM STATUS AND PROSPECTS	24
<i>D. C. Gilmer, T. Rueckes, L. Cleveland, D. Viviani</i>	
WIDEBAND INDUCTORLESS CMOS RF FRONT-END FOR LTE RECEIVERS.....	28
<i>Eman Badr, Heba Shawkey, Yehea Ismail, Abdelhalim Zekry</i>	
FLUIDS ENERGY HARVESTING SYSTEM WITH LOW CUT-IN VELOCITY PIEZOELECTRIC	
MEMS.....	32
<i>G. E. Biccario, M. De Vittorio, S. D'Amico</i>	
STATISTICAL CIRCUIT PERFORMANCE DEPENDENCY ANALYSIS VIA SPARSE	
RELEVANCE KERNEL MACHINE.....	36
<i>Honghuang Lin, Asad M. Khan, Peng Li</i>	
PROCESS VARIATION AWARE STT-RAM SIMULATION TOOL: NVSIM-VX^S	40
<i>N/A</i>	
TOWARD GATED-DIODE-BIMOS FOR THIN SILICON ESD PROTECTION IN ADVANCED	
FD-SOI CMOS TECHNOLOGIES	44
<i>Louise De Conti, Thomas Bedecarrats, Maud Vinet, Sorin Cristoloveanu, Philippe Galy</i>	
A RESISTANCE MODEL OF INTEGRATED OCTAGONAL-SHAPED HALL SENSOR USING	
JFET COMPACT MODEL	48
<i>Milos Skalsky, Stanislav Banas, Vaclav Panko</i>	
YIELD AND ENERGY TRADEOFFS OF AN NVLATCH DESIGN USING RADIAL SAMPLING.....	52
<i>Adam Issa, Rouwaida Kanj, Ali Chehab, Rajiv Joshi</i>	
SOTB (SILICON ON THIN BURIED OXIDE):MORE THAN MOORE TECHNOLOGY FOR IOT	
AND AUTOMOTIVE	56
<i>Takumi Hasegawa, Yoshiki Yamamoto, Hideki Makiyama, Hiroki Shinkawata, Shiro Kamohara, Yasuo Yamaguchi</i>	
FDSOI VS FINFET: DIFFERENTIATING DEVICE FEATURES FOR ULTRA LOW POWER &	
IOT APPLICATIONS.....	60
<i>O. Weber</i>	
A 910NW DELTA SIGMA MODULATOR USING 65NM SOTB TECHNOLOGY FOR MIXED	
SIGNAL IC OF IOT APPLICATIONS.....	63
<i>Koichiro Ishibashi, Junya Kikuchi, Nobuyuki Sugii</i>	
POWER CONSUMPTION ESTIMATION USING VNOC2.0 SIMULATOR FOR A FUZZY-LOGIC	
BASED LOW POWER NETWORK-ON-CHIP.....	66
<i>Hai-Phong Phan, Xuan-Tu Tran, Tomohiro Yoneda</i>	
A LOW POWER FAST WAKEUP FLASH MEMORY SYSTEM FOR EMBEDDED SOCS.....	70
<i>Karthik Ramanan, Jacob Williams</i>	

LOW POWER ADIABATIC LOGIC BASED ON 2PC2AL	74
<i>Mei Han, Yasuhiro Takahashi, Toshikazu Sekine</i>	
INNOVATIVE AND 3D STACKING MICRO ELECTRO MECHANICAL SYSTEMS (I-MEMS)	
FOR POWER SAVING	78
<i>Kiyoshi Mori, Giang Dao, Ziep Tran, Michael Ramon, Jason Woo, Peng Lu</i>	
ELECTRONS, PHONONS, AND UNCONVENTIONAL APPLICATIONS OF 2D MATERIALS	81
<i>Eric Pop, Eilam Yalon, Miguel Munoz-Rojo, Michal Mleczko, Chris English, Ning Wang, Kirby Smithe, Saurabh Suryavanshi, Isha Datye, Connor McClellan, Alex Gabourie</i>	
INTEGRATED ELECTRICAL SENSING FOR HIGH-THROUGHPUT BIOANALYTICS	83
<i>Carlotta Guiducci</i>	
DADDA MULTIPLIER DESIGNS USING MEMRISTORS	86
<i>Lauren Guckert, Earl E. Swartzlander</i>	
DESIGN CONSIDERATIONS FOR OPTIMIZATION OF PULL-IN STABILITY MARGIN IN	
ELECTROSTATIC N/MEM RELAYS	90
<i>Giulia Usai, Louis Hutin, Jose Luis Muñoz-Gamarra, Thomas Ernst, Maud Vinet, Philip X.-L. Feng</i>	
SOI CMOS TECHNOLOGY FOR QUANTUM INFORMATION PROCESSING - A PATH	
TOWARDS QUANTUM BITS AND CONTROL ELECTRONICS CO-INTEGRATION	94
<i>L. Hutin, B. Bertrand, R. Maurand, M. Urdampilleta, B. Jadot, H. Bohuslavskyi, L. Bourdet, Y.-M. Niquet, X. Jehl, S. Barraud, C. Bäuerle, T. Meunier, M. Sanquer, S. De Franceschi, M. Vinet</i>	
ADVANCES OF THE DEVELOPMENT OF A FERROELECTRIC FIELD-EFFECT	
TRANSISTOR ON GE(001)	98
<i>Patrick Ponath, Agham B. Posadas, Yuan Ren, Xiaoyu Wu, Keji Lai, Alex Demkov, Jian Wang, Chadwin Young, Michael Schmidt, Ray Duffy, Paul Hurley, Rama K. Vasudevan, M. Baris Okatan, S. Jesse, Sergei V. Kalinin</i>	
INTERFACIAL TRANSITION LAYER IN THERMALLY GROWN SiO₂ FILM ON 4H-SiC	101
<i>Ryu Hasunuma</i>	
CIRCUIT-LEVEL SIMULATION METHODOLOGY FOR RANDOM TELEGRAPH NOISE BY	
USING VERILOG-AMS	105
<i>Takuya Komawaki, Michitarou Yabuuchi, Ryo Kishida, Jun Furuta</i>	
Author Index	