

2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2017)

**Bochum, Germany
3 – 5 July 2017**



**IEEE Catalog Number: CFP17179-POD
ISBN: 978-1-5090-6763-3**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17179-POD
ISBN (Print-On-Demand):	978-1-5090-6763-3
ISBN (Online):	978-1-5090-6762-6
ISSN:	2159-3469

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2017 IEEE Computer Society Annual Symposium on VLSI

ISVLSI 2017

Table of Contents

Message from the General Chairs	xvii
Message from the Program Chairs	xviii
Track Chairs	xx
Program Committee	xxii
Additional Reviewers	xxv
Keynotes and Distinguished Lecture	xxvi

Session 01 - Digital Circuits and FPGA Based Designs I

Voltage Noise Analysis with Ring Oscillator Clocks	1
<i>Lucas Machado, Antoni Roca Perez, and Jordi Cortadella</i>	
Resilient Cell-Based Architecture for Time-to-Digital Converter	7
<i>Chia-Hua Wu, Shi-Yu Huang, Mason Chern, Yung-Fa Chou, and Ding-Ming Kwai</i>	
Reconfigurable Support Vector Machine Classifier with Approximate Computing	13
<i>Martin Van Leussen, Jos Huisken, Lei Wang, Hailong Jiao, and José Pineda de Gyvez</i>	
Unconventional Layout Techniques for a High Performance, Low Variability Subthreshold Standard Cell Library	19
<i>Jordan Morris, Pranay Prabhat, James Myers, and Alex Yakovlev</i>	
SiLago-CoG: Coarse-Grained Grid-Based Design for Near Tape-Out Power Estimation Accuracy at High Level	25
<i>Syed Mohammad Asad Hassan Jafri, Nasim Farahini, and Ahmed Hemani</i>	
High Speed Power Efficient Carry Select Adder Design	32
<i>Raghava Katreepalli and Themistoklis Haniotakis</i>	

Session 02 - Emerging and Post-CMOS Technologies I

Architecting SOT-RAM Based GPU Register File	38
<i>Sparsh Mittal, Rajendra Bishnoi, Fabian Oboril, Haonan Wang, Mehdi Tahoori, Adwait Jog, and Jeffrey S. Vetter</i>	
RIMPA: A New Reconfigurable Dual-Mode In-Memory Processing Architecture with Spin Hall Effect-Driven Domain Wall Motion Device	45
<i>Shaahin Angizi, Zhezhi He, Farhana Parveen, and Deliang Fan</i>	
Area and Delay Efficient Design of a Quantum Bit String Comparator	51
<i>Hafiz Md. Hasan Babu, Lafifa Jamal, Sayanton Vhaduri Dibbo, and Ashis Kumar Biswas</i>	
Novel Pulsed-Latch Replacement in Non-Volatile Flip-Flop Core	57
<i>Hao Cai, You Wang, Lirida Naviner, and Weisheng Zhao</i>	
Analysis of RRAM Reliability Soft-Errors on the Performance of RRAM-Based Neuromorphic Systems	62
<i>Amr M.S. Tosson, Shimeng Yu, Mohab H. Anis, and Lan Wei</i>	
Design of Quantum Circuits for Galois Field Squaring and Exponentiation	68
<i>Edgard Muñoz-Coreas and Himanshu Thapliyal</i>	

Session 03 - System Design and Security I

STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay	74
<i>Hyunmin Kim, Seokhie Hong, Bart Preneel, and Ingrid Verbauwhede</i>	
AICNN: Implementing Typical CNN Algorithms with Analog-to-Information Conversion Architecture	80
<i>Kaige Jia, Zheyu Liu, Fei Qiao, Xinjun Liu, Qi Wei, and Huazhong Yang</i>	
Efficient FPGA Implementation of the SHA-3 Hash Function	86
<i>Magnus Sundal and Ricardo Chaves</i>	
Decoupling Translation Lookaside Buffer Coherence from Cache Coherence	92
<i>Hao Liu, Quentin L. Meunier, and Alain Greiner</i>	
Centrality Indicators for Efficient and Scalable Logic Masking	98
<i>Brice Colombier, Lilian Bossuet, and David Hély</i>	
Combined TDM and SDM Circuit Switching NoCs with Dedicated Connection Allocator	104
<i>Yong Chen, Emil Matus, and Gerhard P. Fettweis</i>	

Session 04 - Digital Circuits and FPGA Based Designs II

Efficient Single-Precision Floating-Point Division Using Harmonized Parabolic Synthesis	110
<i>Süleyman Savas, Erik Hertz, Tomas Nordström, and Zain Ul-Abdin</i>	
An Efficient Design of an FPGA-Based Multiplier Using LUT Merging Theorem	116
<i>Zarrin Tasnim Sworna, Mubin Ul Haque, Hafiz Md. Hasan Babu, Lafifa Jamal, and Ashis Kumer Biswas</i>	
High-Performance and Energy-Efficient 256-Bit CMOS Priority Encoder	122
<i>Dimitrios Balobas and Nikos Konofaos</i>	
Improving FPGA Design with Monolithic 3D Integration Using High Dense Inter-Stack Via	128
<i>Srivatsa Rangachar Srinivasa, Karthik Mohan, Wei-Hao Chen, Kuo-Hsinag Hsu, Xueqing Li, Meng-Fan Chang, Sumeet Kumar Gupta, John Sampson, and Vijaykrishnan Narayanan</i>	
Floating-Point Arithmetic Using GPGPU on FPGAs	134
<i>Muhammed Al Kadi, Benedikt Janssen, and Michael Huebner</i>	
Minimizing Critical Access Time for 3D Data Bus Based on Inserted Bus Switches and Repeaters	140
<i>Chia-Chun Tsai</i>	

Session 05 - Emerging and Post-CMOS Technologies II

Sample Preparation on Micro-Electrode-Dot-Array Digital Microfluidic Biochips	146
<i>Zipeng Li, Kelvin Yi-Tse Lai, Krishnendu Chakrabarty, Tsung-Yi Ho, and Chen-Yi Lee</i>	
Hybrid Polymorphic Logic Gate with 5-Terminal Magnetic Domain Wall Motion Device	152
<i>Farhana Parveen, Zhezhi He, Shaahin Angizi, and Deliang Fan</i>	
Ultra-Low Energy Data Driven Computing Using Asynchronous Micropipelines and Nano-Electro-Mechanical Relays	158
<i>Haider M. Alrudainy, Andrey Mokhov, Fei Xia, and Alex Yakovlev</i>	
Inverter Propagation and Fan-Out Constraints for Beyond-CMOS Majority-Based Technologies	164
<i>Eleonora Testa, Odysseas Zografos, Mathias Soeken, Adrien Vaysset, Mauricio Manfrini, Rudy Lauwereins, and Giovanni De Micheli</i>	
BioViz: An Interactive Visualization Engine for the Design of Digital Microfluidic Biochips	170
<i>Jannis Stoppe, Oliver Keszocze, Maximilian Luenert, Robert Wille, and Rolf Drechsler</i>	

Scouting Logic: A Novel Memristor-Based Logic Design for Resistive Computing	176
<i>Lei Xie, H.A. Du Nguyen, Jintao Yu, Ali Kaichouhi, Mottaqiallah Taouil, Mohammad AlFallakawi, and Said Hamdioui</i>	

Session 06 - System Design and Security II

Latency Aware Block Replacement for L1 Caches in Chip Multiprocessor	182
<i>Shirshendu Das and Hemangee K. Kapoor</i>	
Wireless NoCs Using Directional and Substrate Propagation Antennas	188
<i>Vasil Pano, Yuqiao Liu, Isikcan Yilmaz, Ankit More, Baris Taskin, and Kapil Dandekar</i>	
A Multi-Gbps Fully Pipelined Layered Decoder for IEEE 802.11n/ac/ax LDPC Codes	194
<i>Saleh Usman, Mohammad M. Mansour, and Ali Chehab</i>	
A Meta-Routing Method to Create Multiple Virtual Logical Networks on a Single Hardware NoC	200
<i>Hela Belhadj Amor, Hamed Sheibanyrad, and Frédéric Pétrot</i>	
Secured-by-Design FPGA against Early Evaluation	206
<i>Ziyad Almohaimeed and Mihai Sima</i>	
Customizing Skewed Trees for Fast Memory Integrity Verification in Embedded Systems	213
<i>Saru Vig, Tan Yng Tzer, Guiyuan Jiang, and Siew-Kei Lam</i>	

Session 07 - Digital Circuits and FPGA Based Designs III

A New High Performance VLSI Architecture for LMS Adaptive Filter Using Distributed Arithmetic	219
<i>Mohd Tasleem Khan and Shaik Rafi Ahamed</i>	
Ultra High Throughput Unrolled Layered Architecture for QC-LDPC Decoders	225
<i>Oana Boncalo and Alexandru Amaricai</i>	
A General Design Framework for Sparse Parallel Prefix Adders	231
<i>Soumya Banerjee and Wenjing Rao</i>	
On Benchmarking Pin Access for Nanotechnology Standard Cells	237
<i>Shang-Rong Fang, Cheng-Wei Tai, and Rung-Bin Lin</i>	
A Power Efficient System Design Methodology Employing Approximate Arithmetic Units	243
<i>Tuba Ayhan, Firat Kula, and Mustafa Altun</i>	

Session 08 - Student Research Forum

A Side-Channel Attack Resistant AES with 500Mbps, 1.92pJ/Bit PVT Variation	
Tolerant True Random Number Generator	249
<i>Yimai Peng, Haobo Zhao, Xun Sun, and Chen Sun</i>	
Unobtrusive Wearable Health Monitoring System	255
<i>Ali A. Aboughaly and Mohamed A. Abd El Ghany</i>	
Low Power Image Acquisition Scheme Using On-Pixel Event Driven Halftoning	260
<i>Sangamesh Kodge, Himanshu Chaudhary, and Mrigank Sharad</i>	
Low Power Implantable Spike Sorting Scheme Based on Neuromorphic Classifier with Supervised Training Engine	266
<i>Rakshit Pathak, Saurav Dash, Anand Kumar Mukhopadhyay, Arindam Basu, and Mrigank Sharad</i>	

Session 09 - System Design and Security III

A Power Delivery Network and Cell Placement Aware IR-Drop Mitigation Technique: Harvesting Unused Timing Slacks to Schedule Useful Skews	272
<i>Lakshmi Bhamidipati, Bhoopal Gunna, Houman Homayoun, and Avesta Sasan</i>	
Physical Design Variation in Relative Timed Asynchronous Circuits	278
<i>Tannu Sharma and Kenneth S. Stevens</i>	
Exploiting Bus Communication to Improve Cache Attacks on Systems-on-Chips	284
<i>Johanna Sepulveda, Mathieu Gross, Andreas Zankl, and Georg Sigl</i>	
Detection of Layout-Level Trojans by Monitoring Substrate with Preexisting Built-in Sensors	290
<i>Leonel Acunha Guimarães, Rodrigo Possamai Bastos, and Laurent Fesquet</i>	
Coding for Efficient Caching in Multicore Embedded Systems	296
<i>Tosiron Adegbija and Ravi Tandon</i>	
A Workload Characterization for the Internet of Medical Things (IoMT)	302
<i>Ankur Limaye and Tosiron Adegbija</i>	

Session 10 - Testing, Reliability, and Fault-Tolerance I

Functional Broadside Test Generation Using a Commercial ATPG Tool	308
<i>Naixing Wang, Bo Yao, Xijiang Lin, and Irith Pomeranz</i>	
Static Compaction by Merging of Seeds for LFSR-Based Test Generation	314
<i>Irith Pomeranz</i>	

Comprehensive Study for Detection of Weak Resistive Open and Short Defects in FDSOI Technology	320
<i>Amit Karel, Florence Azais, Mariane Comte, Jean-Marc Galliere, Michel Renovell, and Keshav Singh</i>	
Offset Analysis and Design Optimization of a Dynamic Sense Amplifier for Resistive Memories	326
<i>Salmen Mraih, El Mehdi Boujamaa, Cyrille Dray, and Jacques-Olivier Klein</i>	
Efficient Metastability-Containing Multiplexers	332
<i>Stephan Friedrichs and Attila Kinai</i>	
Micro Latch-Up Analysis on Ultra-Nanometer VLSI Technologies: A New Monte Carlo Approach	338
<i>Sarah Azimi and Luca Sterpone</i>	

Session 11 - Research Projects

GREAT: Heterogeneous IntegRated Magnetic tEchnology Using Multifunctional Standardized sTack	344
<i>Mehdi Tahoori, Sarath Mohanachandran Nair, Rajendra Bishnoi, Sophiane Senni, Jad Mohdad, Frederick Mailly, Lionel Torres, Pascal Benoit, Pascal Nouet, Rui Ma, Martin Kreißig, Frank Ellinger, Kotb Jabeur, Pierre Vanhauwaert, Gregory Di Pendina, and Guillaume Prenat</i>	
Project HIPNOS: Case Study of High Performance Avionics for Active Debris Removal in Space	350
<i>George Lentaris, Ioannis Stratakos, Ioannis Stamoulias, Konstantinos Maragos, Dimitrios Soudris, Manolis Lourakis, Xenophon Zabulis, and David Gonzalez-Arjona</i>	
Hardware Security for Critical Infrastructures - The CIPSEC Project Approach	356
<i>Apostolos P. Fournaris, Konstantinos Lampropoulos, and Odysseas Koufopavlou</i>	
AEGLE's Cloud Infrastructure for Resource Monitoring and Containerized Accelerated Analytics	362
<i>Konstantina Koliogeorgi, Dimosthenis Masouros, Georgios Zervakis, Sotirios Xydis, Tobias Becker, Georgi Gaydadjiev, and Dimitrios Soudris</i>	
A CAD Open Platform for High Performance Reconfigurable Systems in the EXTRA Project	368
<i>Marco Rabozzi, Rolando Brondolin, Giuseppe Natale, Emanuele Del Sozzo, Michael Huebner, Andreas Brokalakis, Catalin Ciobanu, Dirk Stroobandt, and Marco Domenico Santambrogio</i>	

Profile-Driven Power Optimizations for AAL Robots: Maximizing Robots Idle Time by Offloading Monitoring Workload to Dedicated Hardware Components	374
<i>Georgios Keramidas, Nikolaos Voros, Christos Antonopoulos, Fynn Schwiegelshohn, Philipp Wehner, Diana Göhringer, and Evangelinos Mariatos</i>	

Session 12 - System Design and Security IV

Unified Model for Contrast Enhancement and Denoising	379
<i>Alex Pappachen James, Olga Krestinskaya, and Joshin John Mathew</i>	
SDN-Based Circuit-Switching for Many-Cores	385
<i>Marcelo Ruaro, Henrique Martins Medina, and Fernando Gehm Moraes</i>	
NEDA: NOP Exploitation with Dependency Awareness for Reliable VLIW Processors	391
<i>Rafail Psiakis, Angeliki Kritikakou, and Olivier Sentieys</i>	
Serial ATA Commands Logger for Security Monitoring on FPGA Devices	397
<i>Dan Cristian Turicu, Octavian Cret, and Lucia Văcariu</i>	
PACT: Priority-Aware Phase-Based Cache Tuning for Embedded Systems	403
<i>Sam Gianelli and Tosiron Adegbija</i>	
CAPSL: The Component Authentication Process for Sandboxed Layouts	409
<i>Taylor JL Whitaker and Christophe Bobda</i>	

Session 13 - Testing, Reliability, and Fault-Tolerance II

Formal Verification of Truncated Multipliers Using Algebraic Approach and Re-Synthesis	415
<i>Tiankai Su, Cunxi Yu, Atif Yasin, and Maciej Ciesielski</i>	
Assessing Self-Repair on FPGAs with Biologically Realistic Astrocyte-Neuron Networks	421
<i>Shvan Karim, Jim Harkin, Liam McDaid, Bryan Gardiner, Junxiu Liu, David M. Halliday, Andy M. Tyrrell, Jon Timmis, Alan Millard, and Anju Johnson</i>	
Memristor-Based Clock Design and Optimization with In-Situ Tunability	427
<i>Shuyu Kong, Jie Gu, and Hai Zhou</i>	
Reconfigurable Hardened Latch and Flip-Flop for FPGAs	433
<i>Hamzeh Ahangari, Ihsen Alouani, Ozcan Ozturk, and Smail Niar</i>	

Session 14 - Computer-Aided Design and Verification I

Efficient Reconfigurable Global Network-on-Chip Designs towards Heterogeneous CPU-GPU Systems: An Application-Aware Approach	439
<i>Tung Thanh Le, Dan Zhao, and Magdy Bayoumi</i>	
Parallel Simulation-Based Verification of RC Power Grids	445
<i>Mohammad Fawaz and Farid N. Najm</i>	
An Effective Power Grid Optimization Approach for the Electromigration Reliability	453
<i>Ming Yan, Yici Cai, Chenguang Wang, and Qiang Zhou</i>	
On Tolerating Faults of TSV/Microbumps for Power Delivery Networks in 3D IC	459
<i>Sheng-Hsin Fang, Chang-Tzu Lin, Wei-Hsun Liao, Chien-Chia Huang, Li-Chin Chen, Hung-Ming Chen, I-Hsuan Lee, Ding-Ming Kwai, and Yung-Fa Chou</i>	
WT-CTS: Incremental Delay Balancing Using Parallel Wiring Type For CTS	465
<i>Scott Lerner and Baris Taskin</i>	
Automatic Assertion Generation for Simulation, Formal Verification and Emulation	471
<i>Tong Zhang, Daniel Saab, and Jacob A. Abraham</i>	

Session 15 - System Design and Security V

Cache Partitioning + Loop Tiling: A Methodology for Effective Shared Cache Management	477
<i>Vasilios Kelefouras, Georgios Keramidas, and Nikolaos Voros</i>	
OFDM Based High Data Rate, Fading Resilient Transceiver for Wireless Networks-on-Chip	483
<i>Sri Harsha Gade, Sakshi Garg, and Sujay Deb</i>	
DENA: A DVFS-Capable Heterogeneous NoC Architecture	489
<i>Luca Cremona, William Fornaciari, Andrea Marchese, Michele Zanella, and Davide Zoni</i>	
Exploiting Configurability as a Defense against Cache Side Channel Attacks	495
<i>Chenxi Dai and Tosiron Adegbija</i>	

Session 16 - Analog and Mixed-Signal Circuits I

CCATDC: A Configurable Compact Algorithmic Time-to-Digital Converter	501
<i>Shuo Li, Xiaolin Xu, and Wayne Burleson</i>	
Alsim: Functional Simulator for Analog-to-Information Perceptual Systems	507
<i>Hong Liu, Zheyu Liu, Fei Qiao, Mark Po-Hung Lin, Qi Wei, and Huazhong Yang</i>	

A Hierarchical and Programmable OTA-C Filter	513
<i>Mousumi Bhanja and Baidyanath Ray</i>	
A 0.3V Low Cost Low Power 24 GHz Low Noise Amplifier with Body Bias Technology	519
<i>Ming-Yu Huang, Ren-Yuan Huang, and Ro-Min Weng</i>	
Capacitor Mismatch Calibration Technique to Improve the SFDR of 14-Bit SAR ADC	523
<i>Hua Fan, Franco Maloberti, Dagang Li, Daqian Hu, Yuanjun Cen, and Hadi Heidari</i>	
Design of an Asynchronous Detector with Priority Encoding Technique	529
<i>Keunyeol Park, Ohoon Kwon, Hyunseob Noh, Minhyun Jin, and Minkyu Song</i>	

Session 17 - Computer-Aided Design and Verification II

Towards Making Fault Injection on Abstract Models a More Accurate Tool for Predicting RT-Level Effects	533
<i>Tino Flenker, Jan Malburg, Görschwin Fey, Serhiy Avramenko, Massimo Violante, and Matteo Sonza Reorda</i>	
Transistor Temperature Deviation Analysis in Monolithic 3D Standard Cells	539
<i>Melanie Brocard, Benoit Mathieu, Jean-Philippe Colonna, Cristiano Santos, Claire Fenouillet-Beranger, Vincent Lu Cao-Minh, Gerald Cibrario, Laurent Brunet, Perrine Batude, François Andrieu, Sébastien Thuries, and Olivier Billoint</i>	
Reducing Search Space for Fault Diagnosis: A Probability-Based Scoring Approach	545
<i>Hossein Sabaghian-Bidgoli, Payman Behnam, Bijan Alizadeh, and Zainalabedin Navabi</i>	
Layout Vulnerability Reduction against Trojan Insertion Using Security-Aware White Space Distribution	551
<i>Hamed Hosseini-Talaee and Ali Jahanian</i>	
Semiformal Verification of Software-Controlled Connections	556
<i>Tomás Grimm, Djones Lettnin, and Michael Hübner</i>	

Special Session 01 - Post CMOS Computing: Emerging Technologies and Design Issues

Compact Modeling of Graphene Barristor for Digital Integrated Circuit Design	562
<i>Zhou Zhao, Xinlu Chen, Ashok Srivastava, Lu Peng, and Saraju P. Mohanty</i>	
Performing Mathematics Using DNA: Complex Number Arithmetic Using Sticker Model	568
<i>Mayukh Sarkar and Prasun Ghosal</i>	

Analysis of Side-Channel Attack AES Hardware Trojan Benchmarks against Countermeasures	574
---	-----

*Sudeendra Kumar K, Sauvagya Sahoo, Abhishek Mahapatra,
Ayas Kanta Swain, and K.K. Mahapatra*

Session 18 - Analog and Mixed-Signal Circuits II

A VCO-Based MPPT Circuit for Low-Voltage Energy Harvesters	580
<i>Ali H. Hassan, Esraa M. Hamed, Eman Badr, Omar Elsharqawy, Tawfik Ismail, Salam R.I. Gabran, Yeheia Ismail, and Hassan Mostafa</i>	
Design of 5-Bit Flash ADC Using Multiple Input Standard Cell Gates for Large Input Swing	585
<i>Sumit Khalapure, Siddharth R.K., Nithin Kumar Y.B., and Vasantha M.H.</i>	
A 0.5 V Low Power OTA-C Low Pass Filter for ECG Detection	589
<i>Rakhi R., Abhijeet D. Taralkar, Vasantha M.H., and Nithin Kumar Y.B.</i>	
A Novel Opamp and Capacitor Sharing 10 Bit 20 MS/s Low Power Pipelined ADC in 0.18 μ m CMOS Technology	594
<i>Greeshma R, Anoop V K, and B Venkataramani</i>	
Design of Low Power 4-Bit 400MS/s Standard Cell Based Flash ADC	600
<i>Mayur S.M., Siddharth R.K., Nithin Kumar Y.B., and Vasantha M.H.</i>	
A Novel CMOS-Based Fully Differential Operational Floating Conveyor	604
<i>Hossam ElGemmazy, Amr Helmy, Hassan Mostafa, and Yeheia Ismail</i>	

Special Session 02 - Emerging Computing Paradigms for Energy-Efficient and Secure IoT Devices

Dopingless Transistor Based Hybrid Oscillator Arbiter Physical Unclonable Function	609
<i>Venkata P. Yanambaka, Saraju P. Mohanty, Elias Kougianos, Prabha Sundaravadivel, and Jawar Singh</i>	
Exploiting Memristive Crossbar Memories as Dual-Use Security Primitives in IoT Devices	615
<i>Garrett S. Rose, Md. Badruddoja Majumder, and Mesbah Uddin</i>	
Adiabatic Computing Based Low-Power and DPA-Resistant Lightweight Cryptography for IoT Devices	621
<i>Himanshu Thapliyal, T.S.S Varun, and S. Dinesh Kumar</i>	

Special Session 03 - Adaptive Circuits and Systems for Machine Intelligence: The Role of Adaptive Circuits and Systems in Emerging Intelligent Systems and Networks

Adaptive and Energy-Efficient Architectures for Machine Learning: Challenges, Opportunities, and Research Roadmap	627
<i>Muhammad Shafique, Rehan Hafiz, Muhammad Usama Javed, Sarmad Abbas, Lukas Sekanina, Zdenek Vasicek, and Vojtech Mrazek</i>	
Data Stream Processing in Networks-on-Chip	633
<i>Jens Rettkowski and Diana Göhringer</i>	
On How to Design Dataflow FPGA-Based Accelerators for Convolutional Neural Networks	639
<i>Giuseppe Natale, Marco Bacis, and Marco Domenico Santambrogio</i>	
Hardware Acceleration for Machine Learning	645
<i>Ruizhe Zhao, Wayne Luk, Xinyu Niu, Huifeng Shi, and Haitao Wang</i>	

Session 19 - Analog and Mixed-Signal Circuits III

A Fully Integrated Fast-Response LDO Voltage Regulator with Adaptive Transient Current Distribution	651
<i>Xingyuan Tong and Kangkang Wei</i>	
A 0.32 μ W, 76.8 dB SNDR Programmable Gain Instrumentation Amplifier for Bio-Potential Signal Processing Applications	655
<i>Mahesh Kumar Adimulam, Krishna Kumar Movva, K. Kolluru, and Srinivas M.B.</i>	
A Digital Offset Reduction Method for Dynamic Comparators Based on Phase Measurement	661
<i>Andres Amaya, Javier Ardila, and Elkim Roa</i>	

Special Session 04 - Emerging and Secured Applications of IoT

Reconfigurable Robust Hybrid Oscillator Arbiter PUF for IoT Security Based on DL-FET	665
<i>Venkata P. Yanambaka, Saraju P. Mohanty, Elias Kougianos, Prabha Sundaravadivel, and Jawar Singh</i>	
An IoT Enabled Real-Time Communication and Location Tracking System for Vehicular Emergency	671
<i>Subha Koley and Prasun Ghosal</i>	
A Flexible Pay-per-Device Licensing Scheme for FPGA IP Cores	677
<i>Sudeendra Kumar K., Sauvagya Sahoo, Abhishek Mahapatra, Ayas Kanta Swain, and K.K. Mahapatra</i>	

Special Session 05 - Innovation in Memory Technologies and Their Applications

In-Memory Computing with Spintronic Devices	683
<i>Deliang Fan, Shaahin Angizi, and Zhezhi He</i>	
Approximate SRAM for Energy-Efficient, Privacy-Preserving Convolutional Neural Networks	689
<i>Lita Yang and Boris Murmann</i>	
Author Index	695