

2017 Symposium on VLSI Technology

**Kyoto, Japan
5 – 8 June 2017**



**IEEE Catalog Number: CFP17VTS-POD
ISBN: 978-1-5090-2989-1**

**Copyright © 2017, The Japan Society of Applied Physics (JSAP)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17VTS-POD
ISBN (Print-On-Demand):	978-1-5090-2989-1
ISBN (Online):	978-4-86348-605-8
ISSN:	0743-1562

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

SESSION 1 - Welcome and Plenary Session [Shunju I, II, III]

Tuesday, June 6, 8:00-10:10

Chairpersons: M. Masahara, AIST
C.-P. Chang, Applied Materials

T1-1 - 8:00

Welcome and Opening Remarks

S. Inaba, Toshiba Memory Corp.

M. Khare, IBM

T1-2 - 8:45

(Plenary) 5G and It's Surrounding Situations until 2020

T. Tsutsui, SoftBank Corp., Japan

1

T1-3 - 9:25

(Plenary) Privacy and Security: Key Requirements for Sustainable

IoT Growth, F. Assaderaghi, G. Chindalore, B. Ibrahim, H. de Jong, M. Joye, S. Nassar, W. Steinbauer, M. Wagner and T. Wille, NXP Semiconductors, USA

6

Circuits SESSION 1 - Welcome and Plenary Session [Shunju I, II, III]

Tuesday, June 6, 10:30-12:30

Chairpersons: M. Ikeda, The Univ. of Tokyo
K. Chang, Xilinx Inc.

C1-1 - 10:30

Welcome and Opening Remarks

M. Motomura, Hokkaido Univ.

G. Lehmann, Infineon Technologies AG

C1-2 - 10:50

(Plenary) Innovative Solutions toward Future Society with AI, Robotics, and IoT

T. Yukitake, Panasonic Corp., Japan

N/A

C1-3 - 11:40

(Plenary) Inside Waymo's Self-Driving Car: My Favorite Transistors

D. L. Rosenband, Waymo, USA

N/A

SESSION 2 - Technology Focus Session - Nonvolatile & Embedded Memory [Shunju II, III]

Tuesday, June 6, 14:00-15:40

Chairpersons: S. S. Chung, National Chiao Tung Univ.
K. Baker, Freescale Semiconductor, Inc. /
NXP Semiconductors N.V.

T2-1 - 14:00

(Invited) Memory Technology for the Terabit Era: from 2D to 3D

J. Van Houdt, KU Leuven and imec, Belgium

12

T2-2 - 14:25

(Invited) Embedded Memories for Mobile, IoT, Automotive and

High Performance Computing, J. Chang, H.-J. Liao, Y.-D. Chih, M. Sinangil, Y.-H. Chen, M. Clinton and S.-L. L. Lu, TSMC, Taiwan

14

T2-3 - 14:50

A Low-Power Cu Atom Switch Programmable Logic Fabricated in a 40nm-Node CMOS Technology

X. Bai, T. Sakamoto, M. Tada, M. Miyamura, Y. Tsuji, A. Morioka, R. Nebashi, N. Banno, K. Okamoto, N. Iguchi, H. Hada and T. Sugabayashi, NEC Corp., Japan

16

T2-4 - 15:15

A Cross Point Cu-ReRAM with a Novel OTS Selector for Storage Class Memory Applications

S. Yasuda, K. Ohba, T. Mizuguchi, H. Sei, M. Shimuta, K. Aratani, T. Shiihoto, T. Yamamoto, T. Sone, S. Nonoguchi, J. Okuno, A. Kouchiyama, W. Otsuka and K. Tsutsui, Sony Semiconductor Solutions Corp., Japan

18

SESSION 3 - III-V [Shunju I]

Tuesday, June 6, 14:00-15:40

Chairpersons: T. Tsunomura, Tokyo Electron Ltd.
P. Ye, Purdue Univ.

T3-1 - 14:00

Record Performance for Junctionless Transistors in InGaAs MOSFETs

C. B. Zota, M. Borg, L.-E. Wernersson and E. Lind, Lund Univ., Sweden

20

T3-2 - 14:25

Vertical Heterojunction InAs/InGaAs Nanowire MOSFETs on Si with $I_{on} = 330 \mu\text{A}/\mu\text{m}$ at $I_{off} = 100 \text{nA}/\mu\text{m}$ and $V_D = 0.5\text{V}$

O.-P. Kilpi, J. Wu, J. Svensson, E. Lind and L.-E. Wernersson, Lund Univ., Sweden

22

T3-3 - 14:50

First Demonstration of ~3500 cm²/V-s Electron Mobility and Sufficient BTI Reliability (Max V_{ov} Up to 0.6V)

In_{0.53}Ga_{0.47}As nFET Using an IL/LaSiO_x/HfO₂ Gate Stack, S. Sioncke*, J. Franco*, A. Vais*, V. Putcha**, L. Nyens*, A. Sibaja-Hernandez*, R. Rooyackers*, S. C. Ardila*, V. Spampinato*, A. Franquet*, J. W. Maes***, Q. Xie***, M. Givens****, F. Tang****, X. Jiang****, M. Heyns**, D. Linten*, J. Mitard*, A. Thean****, D. Mocuta* and N. Collaert*, *imec, **also at KU Leuven, ***ASM Belgium, Belgium, ****ASM America, USA and *****currently at National Univ. of Singapore, Singapore

24

T3-4 - 15:15

High Performance and Low Leakage Current InGaAs-on-Silicon FinFETs with 20 nm Gate Length

X. Sun*, C. D'Emic*, C.-W. Cheng*, A. Majumdar*, Y. Sun*, E. Cartier*, R. L. Bruce*, M. Frank*, H. Miyazoc*, K.-T. Shiu*, S. Lee**, J. Rozen*, J. Patel*, T. Ando*, W.-B. Song**, M. Lofaro*, M. Krishnan*, B. Obrodoovic***, K.-T. Lee*, H. Tsai*, W.-E. Wang***, W. Spratt*, K. Chan*, S. Lee*, J.-B. Yau*, P. Hashemi*, M. Khojasteh*, M. Cantoro**, J. Ott*, T. Rakshit***, Y. Zhu*, D. Sadana*, C.-C. Yeh*, V. Narayanan*, R. T. Mo*, Y.-C. Heo**, D.-W. Kim**, M. S. Rodder*** and E. Leobandung*, *IBM T. J. Watson Research Center, USA, **Samsung Electronics Co., Ltd., Korea and ***Samsung Advanced Logic Lab, USA

26

SESSION 4 - Technology Focus Session - 1D and 2D Atomic Thin Materials and Devices [Shunju II, III]

Tuesday, June 6, 16:00-17:40

Chairpersons: K. Uchida, Keio Univ.
E. Pop, Stanford Univ.

T4-1 - 16:00

(Invited) Scaling, Stacking, and Printing: How 1D and 2D Nanomaterials still Hold Promise for a New Era of Electronics

A. D. Franklin, Duke Univ., USA

28

T4-2 - 16:25

(Invited) One and Two Dimensional Nanocarbon Materials for Innovative Functional Devices

S. Sato, Fujitsu Laboratories Ltd. and Fujitsu Ltd., Japan

30

T4-3 - 16:50

Experimental Demonstration of Electrically-Tunable Bandgap on 2D Black Phosphorus by Quantum Confined Stark Effect

L. Yang*, Y.-M. Lin**, W. Tsai** and P. D. Ye*, *Purdue Univ., USA and **TSMC, Taiwan

32

T4.4 - 17:15	
Statistical Analyses of Random Telegraph Noise Amplitude in Ultra-Narrow (Deep Sub-10nm) Silicon Nanowire Transistors , H. Qiu*, K. Takeuchi*, T. Mizutani*, T. Saraya*, J. Chen**, M. Kobayashi* and T. Hiramoto*, *The Univ. of Tokyo, Japan and **Shandong Univ., China	34
SESSION 5 - Hetero Integration [Shunju I]	
Tuesday, June 6, 16:00-17:40	
Chairpersons: T. Tanaka, Tohoku Univ. N. Collaert, imec	
T5-1 - 16:00	
Wafer Level Integration of an Advanced Logic-Memory System Through 2nd Generation CoWoS® Technology , W. C. Chen, C. Hu, K. C. Ting, V. Wei, T. H. Yu, S. Y. Huang, V. C. Y. Chang, C. T. Wang, S. Y. Hou, C. H. Wu and D. Yu, TSMC, Taiwan	36
T5-2 - 16:25	
Enabling Low Power and High Speed OEICs: First Monolithic Integration of InGaAs n-FETs and Lasers on Si Substrate , A. Kumar*, S.-Y. Lee**, S. Yadav*, K. H. Tan**, W. K. Loke**, D. Li**, S. Wicaksono**, G. Liang*, S.-F. Yoon**, X. Gong*, D. Antoniadis*** and Y.-C. Yeo*, *National Univ. of Singapore, **Nanyang Technological Univ., Singapore and ***Massachusetts Institute of Technology, USA	38
T5-3 - 16:50	
Enhancement-Mode N-Channel TFT and Room-Temperature Near-Infrared Emission Based on n⁺/p Junction in Single-Crystalline GeSn on Transparent Substrate , H. Oka, M. Koyama, T. Hosoi, T. Shimura and H. Watanabe, Osaka Univ., Japan	40
T5-4 - 17:15	
High V_{th} Enhancement Mode GaN Power Devices with High $I_{D,max}$ Using Hybrid Ferroelectric Charge Trap Gate Stack , C. H. Wu*, S. C. Liu*, C. K. Huang*, Y. C. Chiu*, P. C. Han**, P. C. Chang*, F. Lumbantoruan*, C. A. Lin*, Y. K. Lin*, C. Y. Chang*, C. Hu***, H. Iwai*** and E. Y. Chang*, *National Chiao Tung Univ., Taiwan, **Tokyo Institute of Technology, Japan and ***Univ. of California, Berkeley, USA	42
Technology / Circuits Joint Evening Panel Discussion How will We Survive the Post-Scaling Era? [Shunju II, III]	44
Tuesday, June 6, 20:00-21:30	
Organizers: S. Nimmagadda, Intel Technology India Pvt Ltd. R. Aitken, ARM Ltd. T. Tsunomura, Tokyo Electron Ltd. C. Mazure, Soitec Group	
Moderator: T. Letavic, GLOBALFOUNDRIES	
Panelists: R. Moore, ARM Ltd. J. Burns, IBM H. Hao, Samsung Electronics Co., Ltd. L. Malier, STMicroelectronics J. Ryckaert, imec	
Technology Evening Panel Discussion Transistor Future; How Does It Evolve after FinFET Era? [Shunju I]	45
Tuesday, June 6, 20:00-21:30	
Organizers: T. Tsunomura, Tokyo Electron Ltd. C. Mazure, Soitec Group	
Moderators: J. Woo, Univ. of California, Los Angeles	
Panelists: D. McCann, GLOBALFOUNDRIES C. Chidambaram, Qualcomm Inc. D. Mocuta, imec H. Bu, IBM I. Radu, Soitec	
SESSION 6 - Highlight [Shunju I, II, III]	
Wednesday, June 7, 8:30-10:10	
Chairpersons: Y.-C. Yeo, TSMC W. Rachmady, Intel Corp.	
T6-1 - 8:30	
Highly Manufacturable 7nm FinFET Technology Featuring EUV Lithography for Low Power and High Performance Applications , D. Ha, C. Yang, J. Lee, S. Lee, S. H. Lee, K.-I. Seo, H. S. Oh, E. C. Hwang, S. W. Do, S. C. Park, M.-C. Sun, D. H. Kim, J. H. Lee, M. I. Kang, S.-S. Ha, D. Y. Choi, H. Jun, H. J. Shin, Y. J. Kim, J. Lee, C. W. Moon, Y. W. Cho, S. H. Park, Y. Son, J. Y. Park, B. C. Lee, C. Kim, Y. M. Oh, J. S. Park, S. S. Kim, M. C. Kim, K. H. Hwang, S. W. Nam, S. Maeda, D.-W. Kim, J.-H. Lee, M. S. Liang and E. S. Jung, Samsung Electronics Co., Ltd., Korea	46
T6-2 - 8:55	
10nm High Performance Mobile SoC Design and Technology Co-Developed for Performance, Power, and Area Scaling , S. Yang*, Y. Liu*, M. Cai*, J. Bao*, P. Feng*, X. Chen*, L. Ge*, J. Yuan*, J. Choi*, P. Liu*, Y. Suh*, H. Wang*, J. Deng*, Y. Gao*, J. Yang*, X.-Y. Wang*, D. Yang*, J. Zhu*, P. Penzes*, S. C. Song*, C. Park**, S. Kim**, J. Kim**, S. Kang**, E. Terzioglu*, K. Rim* and P. C. Chidambaram*, *Qualcomm Technologies Inc., USA and **Samsung Electronics Co., Ltd., Korea	48
T6-3 - 9:20	
First Demonstration of Flash RRAM on Pure CMOS Logic 14nm FinFET Platform Featuring Excellent Immunity to Sneak-Path and MLC Capability , E. R. Hsieh*, Y. C. Kuo**, C. H. Cheng*, J. L. Kuo*, M. R. Jiang*, J. L. Lin*, H. W. Cheng*, S. S. Chung*, C. H. Liu**, T. P. Chen***, Y. H. Yeah***, T. J. Chen*** and O. Cheng***, *National Chiao Tung Univ., **National Taiwan Normal Univ. and ***United Microelectronics Corp., Taiwan	50
T6-4 - 9:45	
First Demonstration of 3D SRAM Through 3D Monolithic Integration of InGaAs n-FinFETs on FDSOI Si CMOS with Inter-Layer Contacts , V. Deshpande*, H. Hahn*, E. O'Connor*, Y. Baumgartner*, M. Sousa*, D. Caimi*, H. Boutry**, J. Widiez**, L. Brévard**, C. Le Royer**, M. Vinet**, J. Fompeyrine* and L. Czornomaz*, *IBM Research, Switzerland and **CEA-LETI, France	52
Technology / Circuits Joint Focus Session 1 Emerging Reliability Solutions [Suzaku III]	
Wednesday, June 7, 10:30-12:35	
Chairpersons: M. Yamaoka, Hitachi, Ltd. E. Wang, Intel Corp.	
JFS1-1 - 10:30	
An Adaptive Clocking Control Circuit with 7.5% Frequency Gain for SPARC Processors , T. Hashimoto*, Y. Kawabe*, M. Hara**, Y. Kakimura**, K. Tajiri**, S. Shirota**, R. Nishiyama**, H. Sakurai**, H. Okano**, Y. Tomita*, S. Satoh** and H. Yamashita**, *Fujitsu Laboratories Ltd. and **Fujitsu Ltd., Japan	54
JFS1-2 - 10:55	
Statistical Characterization of Radiation-Induced Pulse Waveforms and Flip-Flop Soft Errors in 14nm Tri-Gate CMOS Using a Back-Sampling Chain (BSC) Technique , S. Kumar*, M. Cho**, L. Everson*, H. Kim*, Q. Tang*, P. Mazanec*, P. Meinerzhagen**, A. Malavasi**, D. Lake**, C. Tokunaga**, H. Quinn***, M. Khellah**, J. Tschanz**, S. Borkar**, V. De** and C. H. Kim*, *Univ. of Minnesota, **Intel Corp. and ***Los Alamos National Laboratory, USA	56

JFS1-3 - 11:20		T8-3 - 11:20	
F_{MAX} / V_{MIN} and Noise Margin Impacts of Aging on Domino Read, Static Write, and Retention of 8T 1R1W SRAM Arrays in 22nm High-k/Metal-Gate Tri-Gate CMOS , J. P. Kulkarni, C. Tokunaga, M. Cho, M. M. Khellah, J. W. Tschanz and V. K. De, Intel Corp., USA	58	An All Pixel PDAF CMOS Image Sensor with 0.64μm×1.28μm Photodiode Separated by Self-Aligned In-Pixel Deep Trench Isolation for High AF Performance , S. Choi, K. Lee, J. Yun, S. Choi, S. Lee, J. Park, E. S. Shim, J. Pyo, B. Kim, M. Jung, Y. Lee, K. Son, S. Jung, T.-S. Wang, Y. Choi, D.-K. Min, J. Im, C.-R. Moon, D. Lee and D. Chang, Samsung Electronics Co., Ltd., Korea	76
JFS1-4 - 11:45		T8-4 - 11:45	
Excellent Reliability of Ferroelectric HfZrO_x Free from Wake-Up and Fatigue Effects by NH₃ Plasma Treatment , K.-Y. Chen, P.-H. Chen and Y.-H. Wu, National Tsing Hua Univ., Taiwan	60	FET-Type Hydrogen Sensor with Short Response Time and High Drift Immunity , Y. Sasago, H. Nakamura, Y. Anzai, T. Moritsuka, T. Odaka and T. Usagawa, Hitachi, Ltd., Japan	78
JFS1-5 - 12:10		T8-5 - 12:10	
A 10MHz 5-to-40V EMI-Regulated GaN Power Driver with Closed-Loop Adaptive Miller Plateau Sensing , Y. Chen, X. Ke and D. B. Ma, The Univ. of Texas at Dallas, USA	62	Technology / Circuits Joint Focus Session 2 Advanced Assembly [Suzaku III] Wednesday, June 7, 14:00-15:40 Chairpersons: N. Miura, Kobe Univ. B. Calhoun, Univ. of Virginia	
SESSION 7 - Memory 1 PCM ReRAM [Shunju II, III]		JFS2-1 - 14:00	
Wednesday, June 7, 10:30-12:10 Chairpersons: H. Miyake, Micron Memory Japan, Inc. G. Hemink, Western Digital Corp.		A Digitally Controlled Fully Integrated Voltage Regulator with 3D-TSV Based On-Die Solenoid Inductor with Backside Planar Magnetic Core in 14nm Tri-Gate CMOS , H. K. Krishnamurthy, S. Weng, G. E. Matthew, R. Saraswat, K. Ravichandran, J. Tschanz and V. De, Intel Corp., USA	80
T7-1 - 10:30		JFS2-2 - 14:25	
Reduction of Cycle-to-Cycle Variability in ReRAM by Filamentary Refresh , K. Ohmori*, A. Shinoda*, K. Kawai**, Z. Wei**, T. Mikawa** and R. Hasunuma*, *Univ. of Tsukuba and **Panasonic Semiconductor Solutions, Japan	64	A 6Gb/s Rotatable Non-Contact Connector with High-Speed/I²C/CAN/SPI Interface Bridge IC , M. Haraguchi*, A. Kosuge*, T. Igarashi**, S. Masaki**, M. Sueda**, M. Hamada* and T. Kuroda*, *Keio Univ. and **Socionext Inc., Japan	82
T7-2 - 10:55		JFS2-3 - 14:50	
Thermally Stable Integrated Se-Based OTS Selectors with >20 MA/cm² Current Drive, >3.10³ Half-Bias Nonlinearity, Tunable Threshold Voltage and Excellent Endurance , B. Govoreanu*, G. L. Donadio*, K. Opsomer*, W. Devulder, V. V. Afanas'ev**, T. Witters*, S. Clima*, N. S. Avasarala**, A. Redolfi*, S. Kundu*, O. Richard*, D. Tsvetanova*, G. Pourtois*, C. Detavernier***, L. Goux* and G. S. Kar*, *imec, **KU Leuven and ***Ghent Univ., Belgium	66	High Density 3D Fanout Package for Heterogeneous Integration , S.-P. Jeng, S. M. Chen, F. C. Hsu, P. Y. Lin, J. H. Wang, T. J. Fang, P. Kavle and Y. J. Lin, TSMC, Taiwan	84
T7-3 - 11:20		JFS2-4 - 15:15	
Innovative PCM+OTS Device with High Sub-Threshold Non-Linearity for Non-Switching Reading Operations and Higher Endurance Performance , G. Navarro, A. Verdy, N. Castellani, G. Bourgeois, V. Sousa, G. Molas, M. Bernard, C. Sabbione, P. Noé, J. Garrione, L. Fellouh and L. Perniola, CEA-LETI, France	68	A Shutter-Less Micro-Bolometer Thermal Imaging System Using Multiple Digital Correlated Double Sampling for Mobile Applications , S. Park*, T. Cho*, M. Kim*, H. Park** and K. Lee*, *KAIST and **Seoul National Univ. of Science and Technology, Korea	86
T7-4 - 11:45		SESSION 9 - SiGe/Ge FET 1 [Shunju II, III]	
A Novel Write Method for Improving RESET Distribution of PRAM , H. K. Park, K. W. Lee, S. H. Song, K. G. Lee, J. H. Shin, V. Gangasani, Y. S. Shin, D. H. Kang, J. H. Park, K. W. Song, G. H. Koh, G. T. Jeong, K. T. Park and K. H. Kyung, Samsung Electronics Co., Ltd., Korea	70	Wednesday, June 7, 14:00-15:40 Chairpersons: H. Morioka, Socionext Inc. V. Narayanan, IBM	
SESSION 8 - Sensing [Shunju I]		T9-1 - 14:00	
Wednesday, June 7, 10:30-12:10 Chairpersons: N. Sugii, Hitachi, Ltd. L. Selmi, Univ. of Udine		High Performance and Record Subthreshold Swing Demonstration in Scaled RMG SiGe FinFETs with High-Ge-Content Channels Formed by 3D Condensation and a Novel Gate Stack Process , P. Hashemi, T. Ando, S. Koswatta, K.-L. Lee, E. Cartier, J. A. Ott, C.-H. Lee, J. Bruley, M. F. Lofaro, S. Dawes, K. K. Chan, S. U. Engelmann, E. Leobandung, V. Narayanan and R. T. Mo, IBM Research, USA	88
T8-1 - 10:30		T9-2 - 14:25	
Towards A Fully Integrated, Wirelessly Powered, and Ordinarily Equipped On-Lens System for Successive Dry Eye Syndrome Diagnosis , J.-C. Chiou, S.-H. Hsu, Y.-C. Huang, G.-T. Yeh, K.-S. Dai and C.-K. Kuei, National Chiao Tung Univ., Taiwan	72	SiGe FinFET for Practical Logic Libraries by Mitigating Local Layout Effect , G. Tsutsui*, H. Zhou*, A. Greene*, R. Robison*, J. Yang*, J. Li*, C. Prindle**, J. R. Sporre*, E. R. Miller*, D. Liu*, R. Sporer**, B. Mulfinger**, T. McArdle**, J. Cho**, G. Karve*, F. L. Lie*, S. Kanakasabapathy*, R. Carter**, D. Gupta*, A. Knorr**, D. Guo* and H. Bu*, *IBM Research and **GLOBALFOUNDRIES, USA	90
T8-2 - 10:55		T9-3 - 14:50	
A Powerless and Non-Volatile Counterfeit IC Detection Sensor in a Standard Logic Process Based on an Exposed Floating-Gate Array , M. Liu and C. H. Kim, Univ. of Minnesota, USA	74	High Performance 4.5-nm-Thick Compressively-Strained Ge-On-Insulator pMOSFETs Fabricated by Ge Condensation with Optimized Temperature Control , W.-K. Kim, M. Takenaka and S. Takagi, The Univ. of Tokyo, Japan	92

T9-4 - 15:15	Understanding the Interfacial Layer Formation on Strained Si_{1-x}Ge_x Channels and Their Correlation to Inversion Layer Hole Mobility , C. H. Lee, R. G. Southwick III, R. Bao, S. Mochizuki, V. Paruchuri and H. Jagannathan, IBM Research, USA	94	T11-3 - 16:50	10nm 2nd Generation BEOL Technology with Optimized Illumination and LELELELE , W. C. Jeong, J. H. Ahn, Y. S. Bang, Y. S. Yoon, J. Y. Choi, Y. C. Kim, S. W. Paek, S. W. Ahn, B. S. Kim, T. J. Song, J. H. Jung, J. H. Do, S. M. Lim, H.-J. Cho, J. H. Lee, D. W. Kim, S. B. Kang, J.-H. Ku, S. D. Kwon, S.-M. Jung and J. S. Yoon, Samsung Electronics Co., Ltd., Korea	108
SESSION 10 - Reliability [Shunju I] Wednesday, June 7, 14:00-15:40 Chairpersons: S. Yamakawa, Sony Semiconductor Solutions Corp. A. Ionescu, Swiss Federal Institute of Technology			T11-4 - 17:15	Trantenna: Monolithic Transistor-Antenna Device for Real-Time THz Imaging System , M. W. Ryu, R. Patel, S. H. Ahn, H. J. Jeon, M. S. Choe, E. Choi, K. J. Han and K. R. Kim, UNIST, Korea	110
T10-1 - 14:00	On-Die 16nm Metal Critical Peak Current Test Methodology with 100ps Pulse Width , Y.-T. Yang, W.-S. Chou, M.-H. Lin, P.-Z. Kang, A. S. Oates and Y.-C. Peng, TSMC, Taiwan	96	T11-5 - 17:40	(Late News) Comparison of Key Fine-Line BEOL Metallization Schemes for Beyond 7 nm Node , T. Nogami*, X. Zhang**, J. Kelly*, B. Briggs*, H. You**, R. Patlolla*, H. Huang*, P. McLaughlin*, J. Lee*, H. Shobha*, S. Nguyen*, S. DeVries*, J. Demarest*, G. Lian*, J. Li*, J. Maniscalco*, P. Bhosale*, X. Lin**, B. Peethala*, N. Lanzillo*, T. Kane*, C. C. Yang*, K. Motoyama*, D. Sil*, T. Spooner*, D. Canaperi*, T. Standaert*, S. Lian***, A. Grill*, D. Edelstein* and V. Paruchuri*, *IBM Research, **GLOBALFOUNDRIES, ***Samsung Electronics Inc., USA	112
T10-2 - 14:25	A Fully-Integrated Method for RTN Parameter Extraction , M. Simicic****, S. Morrison*****, B. Parvais***, P. Weckx***, B. Kaczer***, K. Sawada****, H. Amico****, S. Yamakawa****, K. Nomoto****, M. Ohno****, D. Linten***, D. Verkest***, P. Wambacq****, G. Groeseneken**** and G. Gielen*, *KU Leuven, **Vrije Universiteit Brussel, ***imec, Belgium, ****Sony Semiconductor Solutions Corp., Japan and *****Sony Semiconductor Solutions Corp. to imec, Belgium	98	SESSION 12 - Ferroelectric [Shunju I] Wednesday, June 7, 16:00-17:40 Chairpersons: B. H. Lee, Gwangju Institute of Science and Technology S. Salahuddin, Univ. of California, Berkeley		
T10-3 - 14:50	New Insight on the Geometry Dependence of BTI in 3D Technologies Based on Experiments and Modeling , X. Garros*, A. Laurent***, S. Barraud*, J. Lacord*, O. Faynot*, G. Ghibaudo** and G. Reimbold*, *CEA-LETI and **IMEP-LAHC, France	100	T12-1 - 16:00	Nano-Scaled Ge FinFETs with Low Temperature Ferroelectric HfZrO_x on Specific Interfacial Layers Exhibiting 65% S.S. Reduction and Improved I_{ON} , C.-J. Su*, Y.-T. Tang*, Y.-C. Tsou**, P.-J. Sung***, F.-J. Hou*, C.-J. Wang*, S.-T. Chung***, C.-Y. Hsieh****, Y.-S. Yeh*, F.-K. Hsueh****, K.-H. Kao**, S.-S. Chuang***, C.-T. Wu*, T.-Y. You*, Y.-L. Jian*, T.-H. Chou*, Y.-L. Shen*, B.-Y. Chen*, G.-L. Luo*, T.-C. Hong**, K.-P. Huang****, M.-C. Chen*, Y.-J. Lee*, T.-S. Chao***, T.-Y. Tseng***, W.-F. Wu*, G.-W. Huang*, J.-M. Shieh*, W.-K. Yeh* and Y.-H. Wang******, *National Nano Device Laboratories, **National Cheng Kung Univ., ***National Chiao Tung Univ., ****National Sun Yat-Sen Univ., *****Industrial Technology Research Institute and *****National Applied Research Laboratories, Taiwan	114
T10-4 - 15:15	Unified Self-Heating Effect Model for Advanced Digital and Analog Technology and Thermal-Aware Lifetime Prediction Methodology , H. Jiang***, L. Shen*, S. H. Shin**, N. Xu***, G. Du*, B.-Y. Nguyen****, O. Faynot****, M. A. Alam**, X. Zhang* and X. Y. Liu*, *Peking Univ., China, **Purdue Univ., ***Univ. of California, Berkeley, ****Soitec, USA and *****CEA-LETI, France	102	T12-2 - 16:25	Impact of Total and Partial Dipole Switching on the Switching Slope of Gate-Last Negative Capacitance FETs with Ferroelectric Hafnium Zirconium Oxide Gate Stack , P. Sharma*, K. Tapily**, A. K. Saha***, J. Zhang*, A. Shaughnessy*, A. Aziz***, G. L. Snider*, S. Gupta***, R. D. Clark** and S. Datta*, *Univ. of Notre Dame, **TEL Technology Centre, America and ***Penn State Univ., USA	116
SESSION 11 - CMOS Integration I [Shunju II, III] Wednesday, June 7, 16:00-18:05 Chairpersons: T.-R. Yew, National Tsing-Hua Univ. T. Skotnicki, STMicroelectronics			T12-3 - 16:50	A Nonvolatile SRAM Integrated with Ferroelectric HfO₂ Capacitor for Normally-Off and Ultralow Power IoT Application , M. Kobayashi, N. Ueyama and T. Hiramoto, The Univ. of Tokyo, Japan	118
T11-1 - 16:00	14nm FinFET Technology for Analog and RF Applications , J. Singh, A. Bousquet, J. Ciavatti, K. Sundaram, J. S. Wong, K. W. Chew, A. Bandyopadhyay, S. Li, A. Bellaouar, S. M. Pandey, B. Zhu, A. Martin, C. Kyono, J.-S. Goo, H. S. Yang, A. Mehta, X. Zhang, O. Hu, S. Mahajan, E. Geiss, S. Yamaguchi, S. Mittal, R. Asra, P. Balasubramaniam, J. Watts, D. Harame, R. M. Todi, S. B. Samavedam and D. K. Sohn, GLOBALFOUNDRIES, USA	104	T12-4 - 17:15	First Demonstration of Vertically Stacked Ferroelectric Al Doped HfO₂ Devices for NAND Applications , K. Florent***, S. Lavizzari**, L. Di Piazza**, M. Popovici**, E. Vecchio**, G. Potoms**, G. Groeseneken*** and J. Van Houdt***, *KU Leuven and **imec, Belgium	120
T11-2 - 16:25	High Performance 14nm FinFET Technology for Low Power Mobile RF Application , E.-Y. Jeong, M. Song, I. Choi, H. Shin, J. Song, W. Maeng, H. Park, H. Yoon, S. Kim, S. Park, B. H. You, H.-J. Cho, Y. C. An, S. K. Lee, S. D. Kwon and S.-M. Jung, Samsung Electronics Co., Ltd., Korea	106			

Technology / Circuits Joint Focus Session 3**Ultra Low Power for IoT [Shunju II, III]**

Thursday, June 8, 8:30-10:10

Chairpersons: M. Tada, NEC Corp.
L. Bair, AMD**JFS3-1 - 8:30**

(Invited)

Computing Platform for Automotive Electronics of Automated Driving Generation, H. Sugimoto, DENSO Corp., Japan

122

JFS3-2 - 8:55

(Invited)

Semiconductor Platforms for Ultra Low Power IoT Solutions, T. Dry and T. Letavic, GLOBALFOUNDRIES, USA

124

JFS3-3 - 9:20**Performance Boost of Crystalline In-Ga-Zn-O Material and Transistor with Extremely Low Leakage for IoT Normally-Off CPU Application**, S. H. Wu*, X. Y. Jia*, X. Li*, C. C. Shuai*, H. C. Lin*, M. C. Lu*, T. H. Wu*, M. Y. Liu*, J. Y. Wu*, D. Matsubayashi**, K. Kato** and S. Yamazaki**, *United Microelectronics Corporation, Singapore and **Semiconductor Energy Laboratory Co., Ltd., Japan

126

JFS3-4 - 9:45**A 65 nm 1.0 V 1.84 ns Silicon-On-Thin-Box (SOTB) Embedded SRAM with 13.72 nW/Mbit Standby Power for Smart IoT**, M. Yabuuchi*, K. Nii*, S. Tanaka*, Y. Shinozaki**, Y. Yamamoto*, T. Hasegawa*, H. Shinkawata* and S. Kamohara*, *Renesas Electronics Corp. and **Nippon Systemware Co. Ltd., Japan

128

SESSION 13 - Quantum Neuromorphic Computing [Shunju I]

Thursday, June 8, 8:30-10:10

Chairpersons: K. Endo, AIST
G. Jurczak, ASML**T13-1 - 8:30****Towards Quantum Computing in Si MOS Technology: Single-Shot Readout of Spin States in a FDSOI Split-Gate Device with Built-In Charge Detector**, M. Urdampilleta*, L. Hutin**, B. Jadot*, B. Bertrand**, H. Bohuslavskyi***, R. Maurand***, S. Barraud**, C. Bäuerle*, M. Sanquer***, X. Jehl***, S. De Franceschi***, T. Meunier* and M. Vinet**, *Institut Néel, **CEA-LETI and ***CEA, INAC-PHELIQS, France

130

T13-2 - 8:55**Achieving Ideal Accuracies in Analog Neuromorphic Computing Using Periodic Carry**, S. Agarwal, R. B. J. Gedrim, A. H. Hsia, D. R. Hughart, E. J. Fuller, A. A. Talin, C. D. James, S. J. Plimpton and M. J. Marinella, Sandia National Laboratories, USA

132

T13-3 - 9:20**Novel Ferroelectric FET Based Synapse for Neuromorphic Systems**, H. Mulaosmanovic*, J. Ocker*, S. Müller*, M. Noack*, J. Müller**, P. Polakowski**, T. Mikolajick*** and S. Slesazeck*, *NaMLab gGmbH, **Fraunhofer IPMS and ***IHM TU Dresden, Germany

134

T13-4 - 9:45**Design-Technology Co-Optimization for OxRRAM-Based Synaptic Processing Unit**, A. Mallik*, D. Garbin*, A. Fantini*, D. Rodopoulos*, R. Degraeve*, J. Stuijt**, A. K. Das**, S. Schaafsma**, P. Debacker*, G. Donadio*, H. Hody*, L. Goux*, G. S. Kar*, A. Furnemont*, A. Mocuta* and P. Raghavan*, *imec-BE, Belgium and **imec-NL, The Netherlands

136

Technology / Circuits Joint Focus Session 4**Computing Beyond Von Neumann [Shunju II, III]**

Thursday, June 8, 10:30-12:10

Chairpersons: M. Kobayashi, The Univ. of Tokyo
M. Vinet, CEA-LETI, MINATEC**JFS4-1 - 10:30**

(Invited)

Implementation Challenges for Scalable Neuromorphic Computing, S. Yamamichi, A. Horibe, T. Aoki, K. Hosokawa, T. Hisada and H. Mori, IBM Research, Japan

138

JFS4-2 - 10:55

(Invited)

Distributed Quantum Computing Systems: Technology to Quantum Circuits, R. Van Meter, Keio Univ., Japan

140

JFS4-3 - 11:20**Ultra-Low Power Probabilistic IMT Neurons for Stochastic Sampling Machines**, M. Jerry*, A. Parihar**, B. Grisafe*, A. Raychowdhury** and S. Datta*, *Univ. of Notre Dame and **Georgia Institute of Technology, USA

142

JFS4-4 - 11:45**A 462GOPs/J RRAM-Based Nonvolatile Intelligent Processor for Energy Harvesting IoE System Featuring Nonvolatile Logics and Processing-In-Memory**, F. Su*, W.-H. Chen**, L. Xia*, C.-P. Lo**, T. Tang*, Z. Wang*, K.-H. Hsu**, M. Cheng*, J.-Y. Li**, Y. Xie***, Y. Wang*, M.-F. Chang**, H. Yang* and Y. Liu*, *Tsinghua Univ., China, **National Tsing Hua Univ., Taiwan and ***Univ. of California, Santa Barbara, USA

144

SESSION 14 - SiGe / Ge FET 2 [Shunju I]

Thursday, June 8, 10:30-12:10

Chairpersons: S. Takagi, The Univ. of Tokyo
T. Palacios, Massachusetts Institute of Technology**T14-1 - 10:30****First Experimental Observation of Channel Thickness Scaling (Down to 3 nm) Induced Mobility Enhancement in UTB GeOI nMOSFETs**, W. H. Chang, T. Irisawa, H. Ishii, H. Hattori, H. Ota, H. Takagi, Y. Kurashima, N. Uchida and T. Maeda, AIST, Japan

146

T14-2 - 10:55**Strained Germanium Gate-All-Around PMOS Device Demonstration Using Selective Wire Release Etch Prior to Replacement Metal Gate Deposition**, L. Witters*, F. Sebaai*, A. Hikavyy*, A. P. Milenin*, R. Loo*, A. De Keersgieter*, G. Eneman*, T. Schram*, K. Wostyn*, K. Devriendt*, A. Schulze*, R. Lieten**, S. Bilodeau**, E. Cooper**, P. Stork***, C. Vrancken*, H. Arimura*, P. Favia*, E. Vancoille*, J. Mitard*, R. Langer*, A. Opdebeeck*, F. Holsteens*, N. Waldron*, K. Barla*, V. De Heyn*, D. Mocuta* and N. Collaert*, *imec, **Entegris, Inc. and ***Siltronic AG, Belgium

148

T14-3 - 11:20**Performance and Electrostatic Improvement by High-Pressure Anneal on Si-Passivated Strained Ge pFinFET and Gate All Around Devices with Superior NBTI Reliability**, H. Arimura*, L. Witters*, D. Cott*, H. Dekkers*, R. Loo*, J. Mitard*, L.-Å. Ragnarsson*, K. Wostyn*, G. Boccardi*, E. Chiu**, A. Subirats*, P. Favia*, E. Vancoille*, V. De Heyn*, D. Mocuta* and N. Collaert*, *imec, Belgium and **Poongsan Corp., USA

150

T14-4 - 11:45	The First GeSn FinFET on a Novel GeSnOI Substrate Achieving Lowest S of 79 mV/decade and Record High $G_{m,int}$ of 807 $\mu\text{S}/\mu\text{m}$ for GeSn P-FETs , D. Lei*, K. H. Lee**, S. Bao***, W. Wang*, S. Masudy-Panah*, S. Yadav*, A. Kumar*, Y. Dong*, Y. Kang*, S. Xu*, Y. Wu*, Y.-C. Huang****, H. Chung****, S. S. Chu****, S. Kuppurao****, C. S. Tan****, X. Gong* and Y.-C. Yeo****, *National Univ. of Singapore, **Singapore MIT Alliance for Research and Technology, ***Nanyang Technological Univ., Singapore, ****Applied Materials., USA and *****Currently with TSMC, Taiwan	152	164
Luncheon Talk [Suzaku I] Thursday, June 8, 12:40-14:00 Organizers: M. Ikeda, The Univ. of Tokyo M. Masahara, AIST			
Approach to Develop Prosthetic Technology as a Part of Body , K. Endo, Xiborg			
SESSION 15 - Memory 2 Flash MRAM [Shunju II, III] Thursday, June 8, 14:00-15:40 Chairpersons: H.-T. Lue, Macronix International Co., Ltd. N. Ramaswamy, Micron Technology, Inc.			
T15-1 - 14:00 High-Speed and Logic-Compatible Split-Gate Embedded Flash on 28-nm Low-Power HKMG Logic Process , Y. K. Lee, C. Jeon, H. Min, B. Seo, K. Kim, D. Kim, K. Min, J. S. Woo, H. Kang, Y. S. Chung, M. Kim, J. Jang, K. S. Yeom, J.-S. Kim, M. H. Oh, H. Lee, S. Cho and D. Lee, Samsung Electronics Co., Ltd., Korea	154	T16-2 - 14:25 Sub-$10^9 \Omega\cdot\text{cm}^2$ Contact Resistivity on p-SiGe Achieved by Ga Doping and Nanosecond Laser Activation , J.-L. Everaert*, M. Schaekers*, H. Yu***, L.-L. Wang*****+, A. Hikavyy*, L. Date****, J. del Agua Borniquel****, K. Hollar****, F. A. Khaja****, W. Aderhold****, A. J. Mayur****, J. Y. Lee****, H. van Meer****, Y.-L. Jiang***, K. De Meyer***, D. Mocuta* and N. Horiguchi*, *imec, **KU Leuven, Belgium, ***Fudan Univ., China and ****Applied Materials, USA	166
T15-2 - 14:25 First Demonstration of Diode-Type 3-D NAND Flash Memory String Having Super-Steep Switching Slope , N. Choi, H.-J. Kang, S. Chung, S.-H. Bae, B.-G. Park and J.-H. Lee, Seoul National Univ. and SK hynix Inc., Korea	156	T16-3 - 14:50 Highly-Selective Superconformal CVD Ti Silicide Process Enabling Area-Enhanced Contacts for Next-Generation CMOS Architectures , N. Breil*, A. Carr**, T. Kuratomi*, C. Lavoie**, I.-C. Chen*, M. Stolfi*, K. D. Chiu*, W. Wang**, H. Van Meer*, S. Sharma*, R. Hung*, A. Gelatos*, J. Jordan-Sweet**, E. Levraud**, N. Loubet**, R. Chao**, J. Ye*, A. Ozcan**, C. Surisetty** and M. Chudzik*, *Applied Materials and **IBM Research, USA	166
T15-3 - 14:50 Flash Reliability Boost Huffman Coding (FRBH): Co-Optimization of Data Compression and V_{TH} Distribution Modulation to Enhance Data-Retention Time by Over 2900x , Y. Deguchi, A. Kobayashi, H. Watanabe and K. Takeuchi, Chuo Univ., Japan	158	T16-4 - 15:15 Record Low Specific Contact Resistivity ($1.2 \times 10^{-9} \Omega\cdot\text{cm}^2$) for P-Type Semiconductors: Incorporation of Sn into Ge and In-Situ Ga Doping , Y. Wu*, S. Luo*, W. Wang*, S. Masudy-Panah*, D. Lei*, X. Gong*, G. Liang* and Y.-C. Yeo****, *National Univ. of Singapore, Singapore and **Currently with TSMC, Taiwan	168
T15-4 - 15:15 CMOS-Embedded STT-MRAM Arrays in 2x nm Nodes for GP-MCU Applications , D. Shum*, D. Houssameddine*, S. T. Woo*, Y. S. You*, J. Wong*, K. W. Wong*, C. C. Wang*, K. H. Lee*, K. Yamane*, V. B. Naik*, C. S. Seet*, T. Tahmasebi*, C. Hai*, H. W. Yang*, N. Thiagarajah*, R. Chao*, J. W. Ting*, N. L. Chung*, T. Ling*, T. H. Chan*, S. Y. Siah*, R. Nair*, S. Deshpande**, R. Whig**, K. Nagel**, S. Aggarwal**, M. DeHerrera**, J. Janesky**, M. Lin**, H.-J. Chia**, M. Hossain**, H. Lu**, S. Ikegawa**, F. B. Mancoff**, G. Shimon**, J. M. Slaughter**, J. J. Sun**, M. Tran**, S. M. Alam** and T. Andre**, *GLOBALFOUNDRIES Singapore Pte, Ltd., Singapore and **Everspin Technologies, Inc., USA	160	T17-1 - 16:00 Low-Variation SRAM Bitcells in 22nm FDSOI Technology , V. Joshi, H. Ramamurthy, S. Balasubramanian, S. Seo, H. Yoon, X. Zou, N. Chan, J. Yun, T. Klick, E. Smith, J. Schmid, R. van Bentum, J. Faul and C. Weintraub, GLOBALFOUNDRIES, USA	170
SESSION 16 - Process [Shunju I] Thursday, June 8, 14:00-15:40 Chairpersons: T. Miyashita, Toshiba Corp. C. Mazure, Soitec Group	T17-2 - 16:25 Impact of Strain on Access Resistance in Planar and Nanowire CMOS Devices , R. Berthelon****, F. Andrieu*, F. Triozon*, M. Cassé*, L. Bourdet*, G. Ghibaudo****, D. Rideau**, Y. M. Niquet**, S. Barraud*, P. Nguyen*, C. Le Royer*, J. Lacord*, C. Tabone*, O. Rozeau*, D. Dutartre**, A. Claverie***, E. Josse**, F. Arnaud** and M. Vinet*, *CEA-LETI, **STMicroelectronics, ***CEMES and ****IMEP-LaHC, France	172	
T16-1 - 14:00 Dual Beam Laser Annealing for Contact Resistance Reduction and Its Impact on VLSI Integrated Circuit Variability , Z. Liu*, O. Gluschenkov*, H. Niimi**, B. Liu**, J. Li*, J. Demarest*, S. Mochizuki*, P. Adusumilli*, M. Raymond**, A. Carr*, S. Chen***, Y. Wang***, H. Jagannathan* and T. Yamashita*, *IBM Research, **GLOBALFOUNDRIES and ***Ultratech Inc, USA	162	T17-3 - 16:50 Key Process Steps for High Performance and Reliable 3D Sequential Integration , C.-M. V. Lu***, F. Deprat*, C. Fenouillet-Beranger*, P. Batude*, X. Garros*, A. Tsiora*, C. Leroux*, R. Gassilloud*, D. Nouguier**, D. Ney**, X. Federspiel**, P. Besombes*, A. Toffoli*, G. Romano***, N. Rambal*, V. Delaye*, D. Barge**, M.-P. Samson***, B. Previtali*, C. Tabone*, L. Pasini***, L. Brunet*, F. Andrieu*, J. Micoud*, T. Skotnicki** and M. Vinet*, *CEA-LETI and **STMicroelectronics, France	174
	T17-4 - 17:15 Influence of Stress Induced CT Local Layout Effect (LLE) on 14nm FinFET , P. Zhao, S. M. Pandey, E. Banghart, X. He, R. Asra, V. Mahajan, H. Zhang, B. Zhu, K. Yamada, L. Cao, P. Balasubramaniam, M. Joshi, M. Eller, F. Benistant and S. Samavedam, GLOBALFOUNDRIES, USA	176	

T17-5 - 17:40

(Late News)

Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET, N. Loubet*, T. Hook*, P. Montanini*, C.-W. Yeung*, S. Kanakasabapathy*, M. Guillorn*, T. Yamashita*, J. Zhang*, X. Miao*, J. Wang*, A. Young*, R. Chao*, M. Kang**, Z. Liu*, S. Fan*, B. Hamieh*, S. Sieg*, Y. Mignot*, W. Xu*, S.-C. Seo*, J. Yoo**, S. Mochizuki*, M. Sankarapandian*, O. Kwon**, A. Carr*, A. Greene*, Y. Park**, J. Frougier***, R. Galatage***, R. Bao*, J. Shearer*, R. Conti*, H. Song**, D. Lee**, D. Kong*, Y. Xu*, A. Arceo*, Z. Bi*, P. Xu*, R. Muthinti*, J. Li*, R. Wong*, D. Brown***, P. Oldiges*, R. Robison*, J. Arnold*, N. Felix*, S. Skordas*, J. Gaudiello*, T. Standaert*, H. Jagannathan*, D. Corliss*, M.-H. Na*, A. Knorr***, T. Wu*, D. Gupta*, S. Lian**, R. Divakaruni*, T. Gow*, C. Labelle***, S. Lee**, V. Paruchuri*, H. Bu* and M. Khare*, *IBM, **Samsung Electronics Co., Ltd., ***GLOBALFOUNDRIES, USA

178