

2017 IEEE 67th Electronic Components and Technology Conference (ECTC 2017)

**Orlando, Florida, USA
30 May - 2 June 2017**

Pages 1-757



**IEEE Catalog Number: CFP17ECT-POD
ISBN: 978-1-5090-6316-1**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17ECT-POD
ISBN (Print-On-Demand):	978-1-5090-6316-1
ISBN (Online):	978-1-5090-6315-4
ISSN:	0569-5503

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2017 IEEE 67th Electronic Components and Technology Conference

ECTC 2017

Table of Contents

Welcome from the 67th ECTC General and Program

Chairs	xxxiv
Executive Committee	xxxvi
Program Committee	xxxix

Session 1: Fan-Out Packaging Process and Integration

Development of a Multi-project Fan-Out Wafer Level Packaging Platform	1
<i>T. Braun, S. Raatz, U. Maass, M. van Dijk, H. Walter, O. Hölck, K.-F. Becker, M. Töpfer, R. Aschenbrenner, M. Wöhrmann, S. Voges, M. Huhn, K.-D. Lang, M. Wietstruck, R. F. Scholz, A. Mai, and M. Kaynak</i>	
SLIM (TM), High Density Wafer Level Fan-Out Package Development with Submicron RDL	8
<i>YoungRae Kim, JaeHun Bae, MinHwa Chang, AhRa Jo, Ji Hyun Kim, SangEun Park, David Hiner, Michael Kelly, and WonChul Do</i>	
Development of Novel High Density System Integration Solutions in FOWLP-Complex and Thin Wafer-Level SiP and Wafer-Level 3D Packages	14
<i>André Cardoso, Leonor Dias, Elisabete Fernandes, Alberto Martins, Abel Janeiro, Paulo Cardoso, and Hugo Barros</i>	
Fan-Out Chip on Substrate Device Interconnection Reliability Analysis	22
<i>Ying-Chih Lee, Wei-Hong Lai, Ian Hu, Meng-Kai Shih, Chin-Li Kao, David Tarng, and Ching-Pin Hung</i>	
Embedded Si Fan Out: A Low Cost Wafer Level Packaging Technology without Molding and De-Bonding Processes	28
<i>Daquan Yu, Zhenrui Huang, Zhiyi Xiao, Li Yang, and Min Xiang</i>	
Process Development and Material Characteristics of TSV-Less Interconnection Technology for FOWLP	35
<i>Wen-Wei Shen, Yu-Min Lin, Hsiang-Hung Chang, Tzu-Ying Kuo, Huan-Chun Fu, Yuan-Chang Lee, Shu-Man Lee, Ang-Ying Lin, Shin-Yi Huang, Tao-Chih Chang, Alvin Lee, Jay Su, Baron Huang, Dongshun Bai, Xiao Liu, and Kuan-Neng Chen</i>	

First Demonstration of Panel Glass Fan-Out (GFO) Packages for High I/O Density and High Frequency Multi-chip Integration	41
<i>Tailong Shi, Chintan Buch, Vanessa Smet, Yoichiro Sato, Lutz Parthier, Frank Wei, Cody Lee, Venky Sundaram, and Rao Tummala</i>	

Session 2: TSV Process, Characterization and Applications

A Cost Effective Via Last TSV Technology Using Molten Solder Filling for Automobile Application	47
<i>Yuki Ohara, Yuki Inagaki, Masaki Matsui, and Kazushi Asami</i>	
Accurate Depth Control of Through-Silicon Vias by Substrate Integrated Etch Stop Layers	53
<i>M. Wietstruck, S. Marschmeyer, M. Lisker, A. Krueger, D. Wolansky, P. Kulse, A. Goeritz, M. Inac, T. Voss, A. Mai, and M. Kaynak</i>	
Application of a Metallic Cap Layer to Control Cu TSV Extrusion	61
<i>Golareh Jalilvand, Omar Ahmed, Keenan Bosworth, Cullen Fitzgerald, Zhenlin Pei, and Tengfei Jaing</i>	
Development of TSV Electroplating Process for Via-Last Technology	67
<i>Gilho Hwang and Ravanethran Kalaiselvan</i>	
Reliability Evaluation of Copper (Cu) Through-Silicon Vias (TSV) Barrier and Dielectric Liner by Electrical Characterization and Physical Failure Analysis (PFA)	73
<i>Jiawei Marvin Chan, Xu Cheng, Kheng Chooi Lee, Werner Kanert, and Chuan Seng Tan</i>	
Vertical Delay Modeling of Copper/Carbon Nanotube Composites in a Tapered through Silicon Via	80
<i>Madhav Rao</i>	
Latency, Bandwidth and Power Benefits of the SuperCHIPS Integration Scheme	86
<i>SivaChandra Jangam, Saptadeep Pal, Adeel Bajwa, Sudhakar Pamarti, Puneet Gupta, and Subramanian S. Iyer</i>	

Session 3: Flip Chip Assembly

Key Properties for Successful Ultra Thin Die Pickup	95
<i>Stefan Behler, Wang Teng, and Arnita Podpod</i>	
Fine Pitch Cu Pillar with Bond on Lead (BOL) Assembly Challenges for Low Cost and High Performance Flip Chip Package	102
<i>Nokibul Islam, Vinayak Pandey, and KyungOe Kim</i>	
Improvement of C2W Collective Bonding Reliability and UPH through Innovations in Machine, Materials and Methods	108
<i>Tomonori Nakamura, Farhan Shafiq, Tetsuya Otani, Osamu Watanabe, Toru Maeda, Yoshihito Hagiwara, Keiji Honjo, Tamotsu Owada, Daichi Mori, Outa Egashira, and Tatsuo Nagamatsu</i>	

Thermo-Compression Bonding and Mass Reflow Assembly Processes of 3D Logic Die Stacks	116
<i>Pascale Gagnon, Christian Bergeron, Richard Langlois, Stéphane Barbeau, Steve Whitehead, Christy Tyberg, Ray Robertazzi, Katsuyuki Sakuma, Matthew Wordeman, and Michael Scheurmann</i>	
Chip Shooter to Enable Fine Pitch Flip Chip	123
<i>Jie Fu, Manuel Aldrete, and Milind Shah</i>	
Assembly Challenges for 75x75mm Large Body FCBGA with Emerging High Thermal Interface Material (TIM)	130
<i>Fletcher (Cheng Piao) Tung, Max (Chin Yu) Lu, Albert (Chang Yi) Lan, and Steward (Chi An) Pan</i>	
Fine Pitch Interconnect Rework for Lead-Free Flip Chip Packages	136
<i>M. Kanso, D. Danovitch, E. Nguena, R. Langlois, and C. Bergeron</i>	

Session 4: Advanced Substrates and Integrated Devices

A Novel Organic Substrate with Enhanced Thermal Conductivity	144
<i>Xiaoliang Zeng, Yimin Yao, Yougen Hu, Kun Guo, Jiajia Sun, Rong Sun, Jian-Bin Xu, and Ching-Ping Wong</i>	
Infusing Inorganics into the Subsurface of Polymer Redistribution Layer Dielectrics for Improved Adhesion to Metals Interconnects	150
<i>Shreya Dwarakanath, Pulugurtha Markondeya Raj, Collen Z. Leng, Vanessa Smet, Mark D. Losego, Venky Sundaram, and Rao Tummala</i>	
Development of Solder Resist with Improved Adhesion at HTSL (175 deg C for 3000 Hours) and Crack Resistance at TST for Automotive IC Package	156
<i>Chiho Ueta, Kazuya Okada, Toko Shiina, Tadahiko Hanada, and Nobuhito Ito</i>	
Bondable Copper Substrates with Silver Solid Solution Coatings for High-Power Electronic Applications	166
<i>Yongjun Huo and Chin C. Lee</i>	
On-Chip Integrated Solid-State Micro-Supercapacitor	173
<i>A. M. Saleem, R. Andersson, V. Desmaris, B. Song, and C. P. Wong</i>	
Development of CPU Package Embedded with Multilayer Thin Film Capacitor for Stabilization of Power Supply	179
<i>Tomoyuki Akahoshi, Daisuke Mizutani, Kei Fukui, Seigo Yamawaki, Hidehiko Fujisaki, Manabu Watanabe, and Masateru Koide</i>	
Panel-Based Integrated Passive Device for RF Applicatio	185
<i>Ming-Hung Chen, Tzu-Hsing Chiang, Jia-Hao Zhang, Hsu-Chiang Shih, Sheng-Chi Hsieh, Teck Chong Lee, and Chih-Pin Hung</i>	

Session 5: Emerging Sensors and Microsystems Packaging

Phototriggerable, Fully Transient Electronics: Component and Device Fabrication	190
<i>Gerald Gourdin, Oluwadamilola Phillips, Jared Schwartz, Anthony Engler, and Paul Kohl</i>	

Novel High Temperature Capacitive Pressure Sensor Utilizing SiC Integrated Circuit Twin Ring Oscillators	197
<i>Maximilian C. Scardelletti, Philip G. Neudeck, David J. Spry, Roger D. Meredith, Jennifer L. Jordan, Norman F. Prokop, Michael J. Krasowski, Glenn M. Beheim, and Gary W. Hunter</i>	
An Experimental Magnesium Ion Battery Cell Made of Flexible Materials	206
<i>Todd Houghton, Gamal Eltohamy, and Hongbin Yu</i>	
Fractal-Structured, Wearable Soft Sensors for Control of a Robotic Wheelchair via Electrooculograms	212
<i>Saswat Mishra, Yongkuk Lee, Dong Sup Lee, and Woon-Hong Yeo</i>	
Micro-Hermetic Packaging Technology for Active Implantable Neural Interfaces	218
<i>Kaustubh Nagarkar, Xiaoxiao Hou, Nancy Stoffel, Eric Davis, Jeffrey Ashe, and David Borton</i>	
Biopackaging of Minimally Invasive Ultrasound Assisted Clot Lysis Device for Stroke Treatment	224
<i>Ramona Damalerio, Ming-Yuan Cheng, Weiguo Chen, Liang Lou, and Songsong Zhang</i>	
A Low-Profile Flow Sensing System for Monitoring of Cerebrospinal Fluid with a New Ventriculoamniotic Shunt	230
<i>Yanfei Chen, Connor Howe, Stephen Emery, Stephanie Greene, Puneeth Shridhar, Woon-Hong Yeo, and Youngjae Chun</i>	

Session 6: 5G, mmWave and Beyond

First Demonstration of 28 GHz and 39 GHz Transmission Lines and Antennas on Glass Substrates for 5G Modules	236
<i>Atom O. Watanabe, Muhammad Ali, Bijan Tehrani, Jimmy Hester, Hiroyuki Matsuura, Tomonori Ogawa, P. Markondeya Raj, Venky Sundaram, Manos M. Tentzeris, and Rao R. Tummala</i>	
Integrated Antenna-in-Package on Low-Cost Organic Substrate for Millimeter-Wave Wireless Communication Applications	242
<i>Cheng-Yu Ho, Ming-Fong Zhong, Po-Chih Pan, Chih-Yi Huang, Chen-Chao Wang, and Chun-Yen Ting</i>	
Aerosol-Jet Printed Quasi-Optical Terahertz Filters	248
<i>Christopher Oakley, Amanpreet Kaur, Jennifer A. Byford, and Premjeet Chahal</i>	
High Performance Chip-Partitioned Millimeter Wave Passive Devices on Smooth and Fine Pitch InFO RDL	254
<i>Che-Wei Hsu, Chung-Hao Tsai, Jeng-Shien Hsieh, Kuo-Chung Yee, Chuei-Tang Wang, and Douglas Yu</i>	
Directional through Glass Via (TGV) Antennas for Wireless Point-to-Point Interconnects in 3D Integration and Packaging	260
<i>Seahee Hwangbo, Sheng-Po Fang, Hyowon An, Yong-Kyu Yoon, Aric B. Shorey, and Abbas M. Kazmi</i>	

RF Characterization and Modeling of 10 μm Fine-Pitch Cu-Pillar on a High Density Silicon Interposer	266
<i>H. Jacquinot, L. Arnaud, A. Garnier, F. Bana, J. C. Barbe, and S. Cheramy</i>	
Miniature 2.4-GHz Switched Beamformer Module in IPD and Its Application to Very-Low-Profile 1D and 2D Scanning Antenna Arrays	273
<i>Chia-Hao Chen, Wei-Ting Fang, and Yo-Shen Lin</i>	

Session 7: Fan-Out Packaging Materials and Passives

Development of Liquid, Granule and Sheet Type Epoxy Molding Compounds for Fan Out Wafer Level Package	285
<i>Kenichi Ueno, Kazuhiro Dohi, Kazuyoshi Muranaka, Yuki Ishikawa, and Akira Nakao</i>	
Ultra-Low Temperature FOWLP Process for the Embedding of Low Thermal Budget Sensors and Components Using SU-8 as Dielectric	292
<i>R. Pinto, A. Cardoso, S. Ribeiro, C. Brandão, F. Cardoso, M. Antunes, J. Gaspar, R. Gill, H. Fonseca, and M. Costa</i>	
Integrated Copper Heat Slugs and EMI Shields in Panel Laminate (LFO) and Glass Fanout (GFO) Packages for High Power RF ICs	300
<i>Venky Sundaram, Bartlet Deprospo, Nahid Gezzin, Atomu Watanabe, P. Markondeya Raj, Fuhan Liu, Waylon Puckett, Samuel Graham, Rao Tummala, Kyle Byers, and Sean Garrison</i>	
Implementation of Thick Copper Inductor Integrated into Chip Scaled Package	306
<i>S. B. Yang, C. C. Chen, W. L. Huang, T. L. Yang, G. C. Huang, T. Y. Chou, C. C. Hsu, C. L. Chang, H. L. Huang, C. C. Chou, C. Y. Ku, C. H. Chen, C. S. Chen, K. C. Liu, Alex Kalnitsky, and Marvin Liao</i>	
Passive Devices Fabrication on FOWLP and Characterization for RF Applications	312
<i>Chunmei Wang, King Jien Chui, Xiangyu Wang, Teck Guan Lim, Mingbin Yu, Gilbert See, and Gu Yu</i>	
Compression Molding Encapsulants for Wafer-Level Embedded Active Devices: Wafer Warpage Control by Epoxy Molding Compounds	319
<i>Kihyeok Kwon, Yoonman Lee, Junghwa Kim, Joo Young Chung, Kyunghag Jung, Yong-Yeop Park, Donghwan Lee, and Sang Kyun Kim</i>	
Additive Manufacturing of Magnetic Components for Heterogeneous Integration	324
<i>Yi Yan, Lanbing Liu, Chao Ding, Luu Nguyen, Jim Moss, Yunhui Mei, and Guo-Quan Lu</i>	

Session 8: Singulation Process Developments

Expanding Film and Process for High Efficiency 5 Sides Protection and FO-WLP Fabrication	331
<i>Kazutaka Honda, Naoya Suzuki, Toshihisa Nonaka, Hirokazu Noma, and Yoshinobu Ozaki</i>	
Laser Multi Beam Full Cut Dicing of Wafer Level Chip-Scale Packages	337
<i>Jeroen van Borkulo, Eric M. M. Tan, and Richard van der Stam</i>	

Plasma Dicing 300mm Framed Wafers — Analysis of Improvement in Die Strength and Cost Benefits for Thin Die Singulation	343
<i>Richard Barnett</i>	
Plasma Dicing Fully Integrated Process-Flows Suitable for BEOL Advanced Packaging Fabrications	350
<i>Frank Wei, Tomotaka Tabuchi, Thierry Lazerand, Christopher Johnston, Kenneth Mackenzie, and Marco Notarianni</i>	
Stealth Dicing Challenges for MEMS Wafer Applications	358
<i>Daniel Ismael Cereno and Sunil Wickramanayaka</i>	
A Novel Pick-Up and Place Process for FO-WLP Using Tape Expansion Machine Device	364
<i>Naoya Okamoto, Tadatomo Yamada, Toshiaki Menjo, and Masatomo Nakamura</i>	
Investigation of Production Quality and Reliability Risk of ELK Wafer WLCSP Package	371
<i>P. H. Tsao, T. M. Chen, Y. L. Kuo, C. M. Kuo, Steven Hsu, M. J. Lii, and L. H. Chu</i>	

Session 9: Fine Pitch Flip Chip Process Technologies

Cu-SnAg Interconnects Evaluation for the Assembly at 10µm and 5µm Pitch	376
<i>Divya Taneja, Marion Volpert, Gilles Lasfargues, Bertrand Chambion, Boris Bouillard, Sylvie Jarjays, Tarik Chaira, Aureili Vandeneynde, Yannick Goiran, David Henry, and Fiqiri Hodaj</i>	
Scaling Cu Pillars to 20µm Pitch and Below: Critical Role of Surface Finish and Barrier Layers	384
<i>Ting-Chia Huang, Vanessa Smet, P. M. Raj, Rick Nichols, Gustavo Ramos, Maja Tomic, Robin Taylor, and Rao Tummala</i>	
Thermal Compression Bonding: Understanding Heat Transfer by in Situ Measurements and Modeling	392
<i>Pieter Bex, Teng Wang, Melina Lofrano, Vladimir Cherman, Giovanni Capuz, Erik Sleenckx, and Eric Beyne</i>	
A Study on Nano-Sized Silica Contents and Size Effect in Non-conductive Films (NCFs) for Ultra Fine-Pitch Cu-Pillar/Sn-Ag Micro-Bump Interconnection	399
<i>Hanmin Lee, Seyong Lee, Semin Cho, Younghyun Yu, Jongho Park, and Kyoung-Wook Paik</i>	
Accelerated SLID Bonding for Fine-Pitch Interconnects with Porous Microstructure	405
<i>Jörg Meyer, Iuliana Panchenko, Laura Wambera, Steffen Bickel, Wieland Wahrmund, and M. Juergen Wolf</i>	
Low Temperature Ni/Sn/Ni Transient Liquid Phase Bonding for High Temperature Packaging Applications by Imposing Temperature Gradient	411
<i>Y. Zhong, N. Zhao, H. T. Ma, W. Dong, M. L. Huang, and C. P. Wong</i>	
Interfacial Reaction and Microstructural Evolution between Au-Ge Solder and Electroless Ni-W-P Metallization in High Temperature Electronics Interconnects	417
<i>Li Liu, Jinzi Cui, Jing Wang, Zhaoxia Zhou, R. Wayne Johnson, and Changqing Liu</i>	

Session 10: Harsh Environment Interconnect Reliability

Effect of Processing Variables on the Mechanical Reliability of Copper Pillar SnAg Solder Joints	423
<i>Mohammed Genanu, Francis Mutuku, Eric J Cotts, James Wilcox, Babak Arfaei, and Eric Perfecto</i>	
Visualization of Microstructural Evolution in Lead Free Solders during Isothermal Aging Using Time-Lapse Imagery	429
<i>Nianjun Fu, Sudan Ahmed, Jeffrey C. Suhling, and Pradeep Lall</i>	
Failure Mechanism and Kinetics Studies of Electroless Ni-P Dissolution in Pb-Free Solder Joints under Electromigration	441
<i>Pilin Liu, Chaitra Chavali, Alan Overson, and Deepak Goyal</i>	
Pad Cratering Based Failure Criterion for the Life Prediction of Board Level Cyclic Bending Test	448
<i>Qiming Zhang, Jeffery C. C. Lo, and S. W. Ricky Lee</i>	
Road Test and Reliability Analysis of Automotive Electronic Modules	456
<i>Dongji Xie, Joe Hai, Zhongming Wu, Jack Huang, and Manthos Economou</i>	
Effects of the Inter-Metallic Compounds Microstructure on Electro-Migration of Sn-Bi Solder System	464
<i>Kei Murayama, Mitsuhiro Aizawa, and Takashi Kurihara</i>	
Effect of PCB and Package Type on Board Level Vibration Using Vibrational Spectrum Analysis	470
<i>J. Jalink, R. Roucou, J. J. M. Zaal, J. Lesventes, and R. T. H. Rongen</i>	

Session 11: Mechanical Modeling and Characterization of Interposers and Interconnections

Hybrid Approach to Conduct Failure Prognostics of Automotive Electronic Control Unit	476
<i>Bulong Wu, Dae-Suk Kim, Bongtae Han, Alicja Palczynska, Alexandru Prisacaru, and Przemyslaw Jakub Gromala</i>	
Semiconductor Power Package Bonding Interconnects Reliability Simulation under Transient Thermal Loads	483
<i>Richard Qian, Roger Stout, and Yong Liu</i>	
Correlation of Dielectric Film Flex Fatigue Resistance and Package Resin Cracking Failure	491
<i>Shidong Li, Joseph R. Ross, Steven P. Ostrander, Kamal K. Sikka, and Nicolas E. Pizzuti</i>	
Development of FE Models and Measurement of Internal Deformations of Fuze Electronics Using X-Ray MicroCT Data with Digital Volume Correlation	497
<i>Pradeep Lall, Nakul Kothari, John Deep, Jason Foley, and Ryan Lowe</i>	
Dynamic Stress Measurements of Electronic Devices during Active Operation	507
<i>Markus Feißt, Eike Möeller, and Jüergen Wilde</i>	

Smart Packaging: A Micro-Sensor Array Integrated to a Flip-Chip Package to Investigate the Effect of Humidity in Microelectronics Package	513
<i>Aurore Quelennec, Umar Shafique, Éric Duchesne, Hélène Frémont, and Dominique Drouin</i>	

Nondestructive, In Situ Mapping of Die Surface Displacements in Encapsulated IC Chip Packages Using X-Ray Diffraction Imaging Techniques	520
<i>N. E. Gorji, B. K. Tanner, R. K. Vijayaraghavan, A. N. Danilewsky, and P. J. McNally</i>	

Session 12: Advanced Optical Components and Modules

Low Loss Channel-Shuffling Polymer Waveguides: Design and Fabrication	526
<i>Kohei Abe, Yutaro Oizumi, Yoichi Taira, and Takaaki Ishigure</i>	

A Very High-Dense on-Board Optical Module Realizing >1.3 Tb/s/Inch ²	532
<i>Kazuya Nagashima, Toshinori Uemura, Atsushi Izawa, Yozo Ishikawa, and Hideyuki Nasu</i>	

Design and Demonstration of a Photonic Integrated Glass Interposer for Mid-Board-Optical Engines	538
<i>Marcel Neitz, Markus Wöhrmann, Ruiyong Zhang, Mohamed Fikry, Sebastian Marx, and Henning Schröder</i>	

Optoelectronic Chip Assembly Process of Optical MCM	545
<i>Masao Tokunari, Koji Masuda, Hsiang-Han Hsu, Takashi Hisada, Shigeru Nakagawa, Richard Langlois, Patrick Jacques, and Paul Fortier</i>	

3D Packaging of Embedded Opto-Electronic Die and CMOS IC Based on Wet Etched Silicon Interposer	551
<i>Chenhui Li, Barry Smalbrugge, Teng Li, Ripalta Stabile, and Oded Raz</i>	

Self-Alignment with Copper Pillars Micro-Bumps for Positioning Optical Devices at Submicronic Accuracy	557
<i>Yézouma D. Zonou, Stéphane Bernabe, Daivid Fowler, Mireille Francou, Olivier Castany, Philippe Arguel, and Olivier Castany</i>	

Thermal Management Characterization of Microassembled High Power Distributed-Feedback Broad Area Lasers Emitting at 975nm	563
<i>R. Mostallino, M. Garcia, Y. Deshayes, A. Larrue, Y. Robert, E. Vinet, M. Lecomte, O. Parillaud, M. Krakowski, and L. Bechou</i>	

Session 13: Interconnect Advances in FO & WLP

SLIM (TM) Advanced Fan-Out Packaging for High Performance Multi-die Solutions	N/A
<i>David Hiner, Moh Kolbehdari, Michael Kelly, YoungRae Kim, WonChul Do, JaeHun Bae, MinHwa Chang, and AhRa Jo</i>	

28nm CPI (Chip/Package Interactions) in Large Size eWLB (Embedded Wafer Level BGA) Fan-Out Wafer Level Packages	581
<i>Kang Chen, Linda Chua, Won Kyung Choi, Seng Guan Chow, and Seung Wook Yoon</i>	

Multi DOE Study on 28nm (RF) WLP Package to Investigate BLR Performance of Large WLP Die with 0.35mm Ball Pitch Array	587
<i>Rey Alvarado, Beth Keser, Tong Cui, Ahmer Syed, Steven Xu, and Brian Roggeman</i>	

Warp and Thermal Characterization of Fan-Out Wafer-Level Packaging	595
<i>John Lau, Ming Li, Dewen Tian, Nelson Fan, Eric Kuah, Wu Kai, Margie Li, J. Hao, Ken Cheung, Zhang Li, Kim Hwee Tan, Rozalia Beica, Cheng-Ta Ko, Yu-Hua Chen, Sze Pei Lim, Ning Cheng Lee, Koh Sau Wee, Jiang Ran, and Cao Xi</i>	
A Novel 3D IC Wafer-Level-Package for New Wave MEMS	603
<i>Che-Hau Huang, Sebastian Schuler-Wakins, Ying-Te Ou, Yung-Hui Wang, Ralf Reichenbach, David Polityko, and Uwe Hansen</i>	
First Demonstration of Photoresist Cleaning for Fine-Line RDL Yield Enhancement by an Innovative Ozone Treatment Process for Panel Fan-Out and Interposers	609
<i>Atul Gupta, Eric Snyder, Christiane Gottschalk, Kevin Wenzel, James Gunn, Hao Lu, Yuya Suzuki, Venky Sundaram, and Rao Tummala</i>	
Process and Reliability of Large Fan-Out Wafer Level Package Based Package-on-Package	615
<i>Vempati Srinivasa Rao, Chai Tai Chong, David Ho, Ding Mian Zhi, Chong Ser Choong, Sharon Lim PS, Daniel Ismael, and Ye Yong Liang</i>	

Session 14: Heterogeneous Integration

A Versatile Platform towards High Reliability Compact Package for Digital Chips	623
<i>C. Ferrandon, L. Castagné, B. Kholti, G. Waltener, R. Lemaire, V. Puyal, J-C. Souriau, G. Simon, J-P. Peltier, T. Lacrevez, and L. Toffanin</i>	
Glass Based 3D-IPD Integrated RF ASIC in WLCSP	631
<i>Teck Chong Lee, Yung-Shun Chang, Che-Ming Hsu, Sheng-Chi Hsieh, Pao-Nan Lee, Yu-Chang Hsieh, Long-Ching Wang, and Lijuan Zhang</i>	
Breakthrough in Cu to Cu Pillar-Concave Bonding on Silicon Substrate with Polymer Layer for Advanced Packaging, 3D, and Heterogeneous Integration	637
<i>Yu-Tao Yang, Ting-Yang Yu, Shu-Chiao Kuo, Tai-Yuan Huang, Kai-Ming Yang, Cheng-Ta Ko, Yu-Hua Chen, Tzyy-Jang Tseng, and Kuan-Neng Chen</i>	
Heterogeneous Interposer Based Integration of Chips with Copper Pillars and C4 Balls to Achieve High Speed Interfaces for ADC Application	643
<i>Michael Dittrich, Andy Heinig, Fabian Hopsch, and Robert Trieb</i>	
“FlexTrate TM ” — Scaled Heterogeneous Integration on Flexible Biocompatible Substrates Using FOWLP	649
<i>Takafumi Fukushima, Arsalan Alam, Zhe Wan, Siva C. Jangam, Saptadeep Pal, Goutham Ezhilarasu, Adeel Bajwa, and Subramanian S. Iyer</i>	
Metal Contamination Evaluation of Via-Last Cu TSV Process Using Notchless Si Etching and Wet Cleaning of the First Metal Layer	655
<i>Naoya Watanabe, Hidekazu Kikuchi, Azusa Yanagisawa, Haruo Shimamoto, Katsuya Kikuchi, Masahiro Aoyagi, and Akio Nakamura</i>	
A Highly-Miniaturized System Integration Approach for an IOT Contact-Less Power Module	661
<i>Srikrishna Sitaraman, Shaoyong Wang, Tony Contreras, Jian Wang, Mingjie Fan, Yuming Song, and Terry Bowen</i>	

Session 15: Flip Chip and Embedding in Substrates

Solder Mobility for High-Yield Self-Aligned Flip-Chip Assembly	667
<i>Yves Martin, Swetha Kamlapurkar, Jae-Woong Nah, Nathan Marchack, and Tymon Barwicz</i>	
Large Scale Cryogenic Integration Approach for Superconducting High-Performance Computing	675
<i>Rabindra N. Das, Vladimir Bolkhovsky, Sergey K Tolpygo, Pascale Gouker, Leonard M. Johnson, Eric A. Dauler, and Mark A. Gouker</i>	
Dense and Highly Elastic Compressible MicroInterconnects (CMLs) for Electronic Microsystems	684
<i>Paul K. Jo, Muneeb Zia, Joe L. Gonzalez, and Muhannad S. Bakir</i>	
New Resin Materials for High Power Embedding	690
<i>M. Guyenot, C. Mager, A. Birkhold, R. Ratchev, A. Khoshamouz, T. Gottwald, and S. Kreuer</i>	
Advanced Embedded Packaging for Power Devices	696
<i>Naoki Hayashi, Miki Nakashima, Hiroshi Demachi, Shingo Nakamura, Tomoshige Chikai, Yukari Imaizumi, Yoshihiko Ikemoto, Fumihiko Taniguchi, Mitsuru Ooida, and Akito Yoshida</i>	
Development of Large Size CPU Package Structure Using Embedded Thin Film Capacitor Package Substrate	704
<i>Kenji Fukuzono, Manabu Watanabe, Daisuke Mizutani, Tomoyuki Akahoshi, Hidehiko Fujisaki, Seigo Yamawaki, and Kei Fukui</i>	
Laminate Chip Embedding Technology — Impact of Material Choice and Processing for Very Thin Die Packaging	711
<i>Andreas Munding, Angela Kessler, Thorsten Scharf, Boris Plikat, and Klaus Pressel</i>	

Session 16: 3D Materials and Processing

High Productive 3D Stacking Process “Molded Reflow”	719
<i>Kazutaka Honda, Hirokazu Noma, Hitoshi Onozeki, Shizu Fukuzumi, and Yoshinobu Ozaki</i>	
Direct Bonding and Debonding Approach of Ultrathin Glass Substrates for High Temperature Devices	725
<i>Messaoud Bedjaoui and Sylvain Poulet</i>	
Wafer-Level Vacuum-Packaged Piezoelectric Energy Harvesters Utilizing Two-Step Three-Wafer Bonding	733
<i>Nan Wang, Li Yan Siow, Lionel You Liang Wong, Chengliang Sun, Hongmiao Ji, Darmayuda I Made, Peter Chang, Qingxin Zhang, and Yuandong Gu</i>	
Advances in Thin Wafer Debonding and Ultrathin 28-nm FinFET Substrate Transfer	740
<i>Alain Phommahaxay, Anne Jourdain, Goedeke Potoms, Greet Verbinen, Erik Sleenckx, Gerald Beyer, Eric Beyne, Alice Guerrero, Dongshun Bai, Kim Yess, and Kim Arnold</i>	
Thermally Reversible and Crosslinked Polyurethane Based on Diels-Alder Chemistry for Ultrathin Wafer Temporary Bonding at Low-Temperature	746
<i>Jinhui Li, Qiang Liu, Guoping Zhang, Bin Zhao, Rong Sun, and Ching-Ping Wong</i>	

Synchrotron X-Ray Microdiffraction Investigation of Scaling Effects on Plasticity and the Correlation to TSV Extrusion	752
<i>Laura Spinella, Jang-Hi Im, Nobumichi Tamura, Tengfei Jiang, and Paul S. Ho</i>	
Development of High Frequency Device Using Glass or Fused Silica with 3D Integration	758
<i>Shintaro Takahashi, Yoichiro Sato, Kohei Horiuchi, and Motoshi Ono</i>	

Session 17: Materials and Processes for Flexible and Wearable Devices

Nanoparticle Based Printed Sensors on Paper for Detecting Chemical Species	764
<i>Jack Lombardi, Mark D. Poliks, Wei Zhao, Shan Yan, Ning Kang, Jing Li, Jin Luo, Chuan-Jian Zhong, Ziang Pan, Mihdhar Almihdhar, Benjamin S. Hsiao, Madina L. Zabran, Sandeep S. Mittal, and Kanad Ghose</i>	
Phototriggerable Transient Electronics: Materials and Concepts	772
<i>Oluwadamilola Phillips, Jared M. Schwartz, Anthony Engler, Gerald Gourdin, and Paul A. Kohl</i>	
Synthesis of a Soft Nanocomposite for Flexible, Wearable Bioelectronics	780
<i>Fabrice Fondjo, Dong Sup Lee, Connor Howe, Woon-Hong Yeo, and Jong-Hoon Kim</i>	
BiCMOS Integrated Microfluidic Packaging by Wafer Bonding for Lab-on-Chip Applications	786
<i>Mesut Inac, Matthias Wietstruck, Alexander Göritz, Barbaros Cetindogan, Canan Baristiran-Kaynak, Steffen Marschmeyer, Mirko Fraschke, Thomas Voss, Andreas Mai, Cristiano Palego, Arnaud Pothier, and Mehmet Kaynak</i>	
Enhanced Thermal Performance Polyimide (PI) for Improved Flexible Electronic Application	N/A
<i>Manuela Loeblein, Théo Levert, Emiliano Pallecchi, Siu Hon Tsang, and Edwin Hang Tong Teo</i>	
Nanolaminated CoNiFe Cores with Dip-Coated Fluoroacrylic Polymer Interlamination Insulation: Fabrication, Electrical Characterization, and Performance Reliability	798
<i>Jooncheol Kim, Mark G. Allen, and Jooncheol Kim</i>	
Test Protocol for Assessment of Flexible Power Sources in Foldable Wearable Electronics under Stresses of Daily Motion during Operation	804
<i>Pradeep Lall and Hao Zhang</i>	

Session 18: Warpage, Electromigration and Mechanical Characterization

Model for Interaction of EMC Formulation with Operating Current and Reliability of Cu-Al Wirebonds Operating in Harsh Environments	815
<i>Pradeep Lall, Shantanu Deshpande, Yihua Luo, and Luu Nguyen</i>	
Interfacial Delamination of Mold Compound in Fan-Out Packages	827
<i>V. N. N. Trilochan Rambhatla, David Samet, P. Markondeya Raj, Satomi Kawamoto, Rao R. Tummala, and Suresh K. Sitaraman</i>	

Non-linear Viscoelastic Modeling of Epoxy Based Molding Compound for Large Deformations Encountered in Power Modules	834
<i>Przemyslaw Jakub Gromala, Alexandru Prisacaru, Mateus Jeronimo, Hyun-Seop Lee, Yong Sun, and Bongtae Han</i>	
Warpage Modeling and Characterization of the Viscoelastic Relaxation for Cured Molding Process in Fan-Out Packages	841
<i>Shu-Shen Yeh, Po-Yao Lin, Kuang-Chun Lee, Jin-Hua Wang, Wen-Yi Lin, Ming-Chih Yew, Po-Chen Lai, Shyue-Ter Leu, and Shin-Puu Jeng</i>	
Wafer Form Warpage Characterization Based on Composite Factors Including Passivation Films, Re-Distribution Layers, Epoxy Molding Compound Utilized in Innovative Fan-Out Package	847
<i>Cheng-Hsiang Liu, Lu-Yi Chen, Chang-Lun Lu, Hung-Chi Chen, Cheng-Yi Chen, and Shou-Chi Chang</i>	
Co-Design for Low Warpage and High Reliability in Advanced Package with TSV-Free Interposer (TFI)	853
<i>F. X. Che, M. Kawano, M. Z. Ding, Y. Han, and S. Bhattacharya</i>	
Finite Elements for Electromigration Analysis	862
<i>Elena E. Antonova and David C. Looman</i>	

Session 19: Recent Advances in FOWLP Technology

Innovative Excimer Laser Dual Damascene Process for Ultra-Fine Line Multi-layer Routing with 10 μm Pitch Micro-Vias for Wafer Level and Panel Level Packaging	872
<i>Markus Woehrmann, Habib Hichri, Robert Gernhardt, Karin Hauck, Tanja Braun, Michael Toepper, Markus Arendt, and Klaus-Dieter Lang</i>	
Forming a Vertical Interconnect Structure Using Dry Film Processing for Fan Out Wafer Level Packaging	878
<i>Yew Wing Leong, Hsiang Yao Hsiao, Soon Wee Ho, Boon Long Lau, and Huamao Lin</i>	
Embedded Trench Redistribution Layers (RDL) by Excimer Laser Ablation and Surface Planer Processes	884
<i>Yuya Suzuki, Venky Sundaram, Rao Tummala, Habib Hichri, Lee Seongkuk, Markus Arendt, Ye Chen, Kwon Sang Lee, Frank Wei, Ognian Dimov, Deepak Arora, and Sanjay Malik</i>	
Temporary Bonding and Debonding Technologies for Fan-Out Wafer-Level Packaging	890
<i>Qi Wu, Xiao Liu, Kuo Han, Dongshun Bai, and Tony Flaim</i>	
Development and Evaluation of Carrier Glass Substrate for Fan-Out WLP/PLP Process	896
<i>Kazutaka Hayashi, Shigeki Sawamura, Shuhei Nomura, Naoya Suzuki, and Masaaki Takekoshi</i>	
Warpage Suppression during FO-WLP Fabrication Process	902
<i>Masaaki Takekoshi, Keisuke Nishido, Yuhei Okada, Naoya Suzuki, and Toshihisa Nonaka</i>	
Impact of Process Control on UBM/RDL Contact Resistance for Next-Generation Fan-Out Devices	909
<i>Patrik Carazzetti, Frantisek Balon, Mike Hoffmann, Juergen Weichart, Andreas Erhart, Ewald Strolz, and Kay Viehweger</i>	

Session 20: MEMS and Sensor Technologies

Fabrication of 3D Hybrid Pixel Detector Modules Based on TSV Processing and Advanced Flip Chip Assembly of Thin Read Out Chips	917
<i>Kai Zoschke, Hermann Opperman, Thomas Fritzsche, Mario Rothermund, Ulf Oestermann, Pawel Grybos, Krzysztof Kasinski, Piotr Maj, Robert Szczygiel, Steve Voges, and Klaus-Dieter Lang</i>	
A Novel Technology for Creating Sensors and Actuators in Processor Packages	925
<i>Feras Eid, Qing Ma, Sasha Oster, Georgios Dogiamis, Thomas Sounart, and Johanna Swan</i>	
Stress-Compensating MEMS Sensor Assembly	932
<i>Harald Etschmaier, Anderson Singulani, Coen Tak, Kai Zoschke, Danny Jaeger, and Hermann Opperman</i>	
3D Monolithic Metal Orifice Plate for SERS Application: A Showcase of Low Cost MEMS Packaging	937
<i>Ning Ge, Jarrid Wittkopf, Steven Simske, Steven Barcelo, Robert Ionescu, Dennis Lazaroff, Kevin Dooley, Anita Rogacs, and Helen Holder</i>	
A Phase Sensitive Measurement Technique for Boosted Response Speed of Graphene Fet Gas Sensor	943
<i>Yumeng Liu, Huiliang Liu, Takeshi Hayasaka, Yong Cui, Jiachen Yu, Yoshihiro Kubota, Xiaoqian Li, Kaiming Hu, Vaishno Dasika, Luu Nguyen, and Liwei Lin</i>	
Comparison of Packaging Concepts for High-Temperature Pressure Sensors at 500 °C	949
<i>Nilavazhagan Subbiah, Surajit Ghosh, Juergen Wilde, and Roderich Zeiser</i>	
High Vacuum and High Robustness Al-Ge Bonding for Wafer Level Chip Scale Packaging of MEMS Sensors	956
<i>Jinghui Xu, Zhipeng Ding, Vivek Chidambaram, Hongmiao Ji, and Yuandong Gu</i>	

Session 21: 3D Cu-Cu and Micro Bump Bonding Technologies

Morphology of Low-Temperature All-Copper Interconnects Formed by Dip Transfer	961
<i>Luca Del Carro, Jonas Zuercher, Sebastian Gerke, Thomas Wildsmith, Gustavo Ramos, and Thomas Brunschweiler</i>	
Enabling Chip-to-Substrate All-Cu Interconnections: Design of Engineered Bonding Interfaces for Improved Manufacturability and Low-Temperature Bonding	968
<i>Ninad Shahane, Kashyap Mohan, Gustavo Ramos, Arnd Kilian, Robin Taylor, Frank Wei, P. M. Raj, Antonia Antoniou, Vanessa Smet, and Rao Tummala</i>	
Low-Temperature and Low-Pressure Cu-Cu Bonding by Pure Cu Nanosolder Paste for Wafer-Level Packaging	976
<i>Junjie Li, Tielin Shi, Xing Yu, Chaoliang Cheng, Jinhu Fan, Guanglan Liao, and Zirong Tang</i>	
Dual Damascene Compatible, Copper Rich Alloy Based Surface Passivation Mechanism for Achieving Cu-Cu Bonding at 150 Degree C for 3D IC Integration	982
<i>Asisa Kumar Panigrahi, Tamal Ghosh, Siva Rama Krishna Vanjari, and Shiv Govind Singh</i>	

Thermal and Electrical Performance of Direct Bond Interconnect Technology for 2.5D and 3D Integrated Circuits	989
<i>Akash Agrawal, Shaowu Huang, Guilian Gao, Liang Wang, and Laura Mirkarimi</i>	
Electrical Performance of High Density 10 μ m Diameter 20 μ m Pitch Cu-Pillar with Chip to Wafer Assembly	999
<i>A. Garnier, L. Arnaud, R. Franiatte, A. Toffoli, S. Moreau, F. Bana, and S. Cheramy</i>	
Critical Factors Affecting Structural Transformations in 3D IC Micro Joints	1008
<i>H. W. Yang, H. Y. Yu, and C. Robert Kao</i>	

Session 22: Solder Joint & Interconnect Reliability, Characterization and Modeling

Peridynamic Solution of Wetness Equation with Time Dependent Saturated Concentration in ANSYS Framework	1014
<i>C. Diyaroglu, E. Madenci, S. Oterkus, and E. Oterkus</i>	
A Modified Acceleration Factor Empirical Equation for BGA Type Package	1020
<i>Min-Hsuan Hsu, Chang-Chun Lee, and Kuo-Ning Chiang</i>	
Effect of Mean Temperature on the Evolution of Strain-Amplitude in SAC Ball-Grid Arrays during Operation under Thermal Aging and Temperature Excursions	1027
<i>Pradeep Lall, Kazi Mirza, Jeff Suhling, and David Locker</i>	
Characterization of Dual Side Molding SiP Module	1039
<i>Jin-Yuan Lai, Tang-Yuan Chen, Ming-Han Wang, Meng-Kai Shih, David Tarn, and Chih-Pin Hung</i>	
Flip Chip Solder Joint Pad Optimizations for a Connectivity SiP Application	1045
<i>Quan Qi and Carlton Hanna</i>	
Anisotropic and Multiscale Constitutive Framework for the Reliability of Microscale Interconnects Based on Damage Mechanics	1051
<i>Zhengfang Qian and Hongtao Chen</i>	
SACQ Solder Board Level Reliability Evaluation and Life Prediction Model for Wafer Level Packages	1058
<i>Wei Lin, Quan Pham, Bora Baloglu, and Michael Johnson</i>	

Session 23: Additive Manufacturing and Panel-Level Packaging

Will Low-Cost 3D Additive Manufactured Packaging Replace the Fan-Out Wafer Level Packages?	1065
<i>Tobias Tiedje, Sebastian Lungen, Martin Schubert, Marco Luniak, Krzysztof Nieweglowski, and Karlheinz Bock</i>	
3D Printing as a New Packaging Approach for MEMS and Electronic Devices	1071
<i>G. Aspar, B. Goubault, O. Lebaigue, J-C. Souriau, G. Simon, L. Di Cioccio, and Y. Bréchet</i>	
3D Printed High Frequency Coaxial Transmission Line Based Circuits	1080
<i>Michael Craton, Jennifer A. Byford, Vincens Gjokaj, John Papapolymerou, and Premjeet Chahal</i>	

Design and Demonstration of Highly Miniaturized, Low Cost Panel Level Glass Package for MEMS Sensors	1088
<i>Chintan Buch, Daniel Struk, Klaus-Jürgen Wolter, Peter J. Hesketh, Venky Sundaram, Rao Tummala, Catherine Shearer, James Haley, Mel Findlay, and Marc Papageorge</i>	
Miniature Heterogeneous Fan-Out Packages for High-Performance, Large-Format Systems	1098
<i>Carl Prevatte, Erich Radauscher, Matthew A. Meitl, David Gomez, Kanchan Ghosal, Salvatore Bonafede, Brook Raymond, Tanya Moore, António Jose Trindade, Paul Hines, and Christopher A. Bower</i>	
Extremely High Temperature and High Pressure (x-HTHP) Endurable SOI Device and Sensor Packaging for Harsh Environment Applications	1107
<i>K. Y. Au, F. X. Che, and Eva Wai Leong Ching</i>	
A Study on the Novel Nylon Anchoring Polymer Layer(APL) Anisotropic Conductive Films(ACFs) for Ultra Fine Pitch Chip-on-Glass(COG) Applications	1113
<i>Dal-Jin Yoon, Sanh Hoon Lee, and Kyung-Wook Paik</i>	

Session 24: Novel Methods to Assess Reliability

Condition Monitoring Algorithm for Piezoresistive Silicon-Based Stress Sensor Data Obtained from Electronic Control Units	1119
<i>Alexandru Prisacaru, Alicja Palczynska, Przemyslaw Jakub Gromala, Bongtae Han, and Guo Qi Zhang</i>	
Mechanical Characterization of SAC Solder Joints at High Temperature Using Nanoindentation	1128
<i>Sudan Ahmed, Md Hasnine, Jeffrey C. Suhling, and Pradeep Lall</i>	
New Method to Separate Failure Modes by Transient Thermal Analysis of High Power LEDs	1136
<i>Alexander Hanss, E. Liu, Maximilian Schmid, Dominik Müller, Udo Karbowski, Robert Derix, and Gordon Elger</i>	
Improving Terahertz Signal Travel Distance for Fault Isolation	1145
<i>Hemachandar Tanukonda Devarajulu, Mayue Xie, Chengqing Hu, Deepak Goyal, Eiji Kato, and Masaichi Hashimoto</i>	
Effective Evaluation Method: A New Delamination Test Method for MUF (Molded Underfill) Package	1153
<i>Junghwa Kim, Seung Han, Woochul Na, Soyeon Kim, Ki Hyeok Kwon, Deokhoon Park, Donghwan Lee, and Sang Kyun Kim</i>	
Measuring Sodium Migration in Mold Compounds Using a Sodium Amalgam Electrode as an Infinite Source	1159
<i>Stefan Schwab, Julia Appenroth, Maximilian Bonta, Sabine Holzer, Michael Bauer, Stefan Miethaner, Andreas Limbeck, Michael Nelhiebel, Peter Weinberger, and Herbert Hutter</i>	
A New Method for Prediction of Corrosion Processes in Metallization Systems for Substrates and Electrical Contacts	1165
<i>Sandy Klengel, Tino Stpehan, and Uwe Spohn</i>	

Session 25: Characterization and Reliability of Fan-Out & WLP

The Paradoxical Role of Sulphur in Molding Compounds: Influence on High Temperature Reliability of Cu-Al Wirebond Interconnects	1171
<i>A. Mavinkurve, L. Goumans, M. L. Farrugia, E. van Olst, M. van Soestbergen, R. T. H. Rongen, and B. Bumrungkittikul</i>	
Mechanistic Investigation and Prevention of Al Bond Pad Corrosion in Cu Wire-Bonded Device Assembly	1179
<i>O. Chyan, N. Ross, M. Asokan, A. Lambert, S. Berhe, M. Chowdhury, S. O. Connor, and L. Nguyen</i>	
Use Condition Risk Assessment for Moisture Related Failures	1187
<i>Min Pei, Sibasish Mukherjee, Nitin Uppal, and Milena Vujosevic</i>	
Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package	1196
<i>Zhaohui Chen, Faxing Che, Mian Zhi Ding, David Soon Wee Ho, Tai Chong Chai, and Vempati Srinivasa</i>	
The Comparative Study to Enhance Board Level Reliability Performance of Wafer Level Package At 0.25 mm Pitch Using Micro-Ball Drop and Electroplated Solder Technology	1204
<i>Kuei Hsiao Kuo, Yi Sin Ting, Chui Feng Weng, Feng Lung Chien, Katch Wan, C. S. Ho, and Rick Lee</i>	
Quality and Reliability Assessment of Cu Pillar Bumps for Fine Pitch Applications	1210
<i>Othmane Jerhaoui, Stéphane Moreau, David Bouchu, Gilles Romero, Denis Marseilhan, Thierry Mourier, and Arnaud Garnier</i>	
Effect of Prolonged Storage up to 1-Year on the High Strain Rate Properties of SAC Leadfree Alloys at Operating Temperatures up to 200 °C	1219
<i>Pradeep Lall, Di Zhang, Vikas Yadav, Jeff Suhling, and David Locker</i>	

Session 26: 3D Integration Processing and Reliability

Sub-Micron Electrical Interconnection Enabled Ultra-High I/O Density Wafer Level SiP Integration	1231
<i>C. J. Wu, S. T. Hsiao, W. H. Lin, H. Y. Chen, T. L. Shao, Y. L. Hsiao, C. H. Tung, and Doug C. H. Yu</i>	
Temporary Bonding and De-Bonding for Multichip-to-Wafer 3D Integration Process Using Spin-on Glass and Hydrogenated Amorphous Si	1237
<i>M. Murugesan, T. Fukushima, and M. Koyanagi</i>	
Cu/Adhesive Hybrid Bonding at 180 °C in H-Containing HCOOH Vapor Ambient for 2.5D/3D Integration	1243
<i>Ran He, Masahisa Fujino, Masatake Akaike, Taiji Sakai, Seiki Sakuyama, and Tadatomo Suga</i>	
3D Packaging Challenges for High-End Applications	1249
<i>Rahul Agarwal, Sukeshwar Kannan, Luke England, Rick Reed, Yong Song, WangGu Lee, SangHyou Lee, and JinKun Yoo</i>	

A Novel Method for Air-Gap Formation around Via-Middle (VM) TSVs for Effective Reduction in Keep-Out Zones (KOZ)	1257
<i>King-Jien Chui, Woon Leng Loh, Xiangyu Wang, Zhaohui Chen, and Mingbin Yu</i>	
Warping Study of Large 2.5D IC Chip Module	1263
<i>Chieh-Lung Lai, Hung-Yuan Li, Sam Peng, Terren Lu, and Stephen Chen</i>	
Board Level Reliability Optimization for 3D IC Packages with Extra Large Interposer	1269
<i>Laurene Yip, Ganesh Hariharan, Raghu Chaware, Inderjit Singh, and Tom Lee</i>	

Session 27: Advances in Thermal Compression and Wirebonding

Heterogeneous Integration at Fine Pitch ($\leq 10 \mu\text{m}$) Using Thermal Compression Bonding	1276
<i>Adeel A. Bajwa, SivaChandra Jangam, Saptadeep Pal, Niteesh Marathe, Tingyu Bai, Takafumi Fukushima, Mark Goorsky, and Subramanian S. Iyer</i>	
Reliable Cu-Cu Thermocompression Bonding by Low Temperature Sintered Cu Nanowires	1285
<i>Li Du, Tielin Shi, Zirong Tang, and Guanglan Liao</i>	
Effect of Metallic Materials Films on the Properties of Copper/Tin Micro-Bump Thermo-Compression Bonding	1291
<i>Yong Guan, Shenglin Ma, Qinghua Zeng, Wei Meng, Jing Chen, and Yufeng Jin</i>	
Thermal Bond Reliability of High Reliability New Palladium-Coated Copper Wire	1297
<i>Motoki Eto, Tomohiro Uno, Teruo Haibara, Ryo Oishi, Takashi Yamada, and Tetsuya Oyamada</i>	
Correlation Study of Pd Metallurgical Distributions and RF Characteristics of Pd Coated/Doped Ag-Alloy Wire Bonds	1303
<i>Yi-Jung Sung, Chang-Yi Feng, Eson Chuang, and Lih-Tyng Hwang</i>	
Advances in Wire Bonding Technology for 3D Die Stacking and Fan Out Wafer Level Package	1309
<i>Ivy Qin, Oranna Yauw, Gary Schulze, Aashish Shah, Bob Chylak, and Nelson Wong</i>	
Development of Packaging Technology for High Temperature Resistant SiC Module of Automobile Application	1316
<i>Kohei Tatsumi, Masakazu Inagaki, Kazuhito Kamei, Tomonori Iizuka, Hiroaki Narimatsu, Nobuaki Sato, Koji Shimizu, Kazutoshi Ueda, Akihiro Imakire, Masayuki Hikita, Rikiya Kamimura, Kazuhiko Sugiura, Kazuhiro Tsuruta, and Keiji Toda</i>	

Session 28: Advanced Materials for Reliability Improvement

High Performance Insulating Adhesive Film for High-Frequency Applications	1322
<i>Junya Sato, Shin Teraki, Masaki Yoshida, and Hisao Kondo</i>	
Epoxy/Cyanate Ester Copolymer Material for Molding Compounds in High-Temperature Operations	1328
<i>Chia-Chi Tuan, Fan Wu, Kyoung-Sik Moon, and Ching-Ping Wong</i>	
High Thermal Conductivity Mold Compounds for Advanced Packaging Applications	1334
<i>M. Shibuya and L. Nguyen</i>	

Enhanced Thermal Conductivity of the Underfill Materials Using Insulated Core/shell Filler Particles for High Performance Flip Chip Applications	1340
<i>Tae-Ryong Kim, Kisu Joo, Boo Taek Lim, Sung-Soon Choi, Boung Ju Lee, Euijoon Yoon, Se Young Jeong, and Myung Jin Yim</i>	
High Thermal Performance Package with Anisotropic Thermal Conductive Material	1348
<i>Ian Hu, Jia-Rung Ho, Jin-Feng Yang, Meng-Kai Shih, David Tarng, and Chih-Pin Hung</i>	
The Reduction of Outgas from Pre-Applied Underfill Materials by Optimizing the Combination of Base Resin and Flux Compound	1355
<i>Kohei Higashiguchi, Takenori Takiguchi, Masashi Okaniwa, Katsutoshi Ihara, Tsuyoshi Kida, Shu Yoshida, and Toyoji Oshima</i>	
Study of Capillary Underfill Filler Separation in Advanced Flip Chip Packages	1361
<i>Marie-Claude Paquet, David Danovitch, Papa M. Souare, and Julien Sylvestre</i>	

Session 29: Warpage Control and Substrates

Innovative Advances in Copper Electroplating for IC Substrate Manufacturing	1369
<i>Kousik Ganesan, Yang Sun, Chandrasekhar Pendyala, Radek Chalupa, Suddhastawa Nad, Thomas Heaton, Marcel Wall, Rahul Manepalli, and Amaneh Tasooji</i>	
Reflow Warpage Induced Interconnect Gaps between Package/PCB and PoP Top/Bottom Packages	1378
<i>Kaiqiang Peng, Wei Xu, Zhenkai Qin, Lei Feng, Linlin Lai, and Wei Koh</i>	
Warpage Tuning Study for Multi-chip Last Fan Out Wafer Level Package	1384
<i>Hung-Yuan Li, Allen Chen, Sam Peng, George Pan, and Stephen Chen</i>	
Warpage Characterization of Glass Interposer Package Development	1392
<i>Meng-Kai Shih, Charles Hsu, Yungshun Chang, Karenyu Chen, Ian Hu, Teck Lee, David Tarng, and CP Hung</i>	
The Influence of Resin Coverage on Reliability for Solder Joints Formed by One-Pass Reflow Using Resin Reinforced Low Temperature Solder Paste	1398
<i>Atsushi Yamaguchi, Yasuo Fukuhara, Andy Behr, Hirohisa Hino, Yasuhiro Suzuki, and Naomichi Ohashi</i>	
Analysis of System-Level Reliability of Single-Chip Glass BGA Packages with Advanced Solders and Polymer Collars	1405
<i>Vidya Jayaram, Scott McCann, Bhupender Singh, Raj Pulugurtha, Vanessa Smet, and Rao Tummala</i>	
A Comprehensive Study on Stress and Warpage by Design, Simulation and Fabrication of RDL-First Panel Level Fan-Out Technology for Advanced Package	1413
<i>Puru Burce Lin, Cheng-Ta Ko, Wei-Tse Ho, Chi-Hai Kuo, Kuan-Wen Chen, Yu-Hua Chen, and Tzyy-Jang Tseng</i>	

Session 30: RF Components and Module Integration

Next Generation High-Q Compact Size IPD Diplexer for RF Front End SiP	1419
<i>Sheng-Chi Hsieh, Pao-Nan Lee, Hsu-Chiang Shih, Chen-Chao Wang, and Teck Chong Lee</i>	

Self-Actuating 3D Printed Packaging for Deployable Antennas	1425
<i>Ryan Bahr, Abdullah Nauroze, Wenjing Su, and M. M. Tentzeris</i>	
A Simple and Efficient RF Technique for TSV Characterization	1431
<i>X. Sun, C. Roda Neve, S. Van Huylbroeck, G. Van der Plas, and E. Beyne</i>	
The Smallest Form Factor GPS for Mobile Devices	1437
<i>Eb Andideh, Chuck Carpenter, Jason Steighner, Mike Yore, James Tung, Lynda Koerber, David Schnauffer, Jeff Moran, Suwanna Jittinorasett, Bharati Ingle, Anousa Sengsavanh, and Otto Berger</i>	
Transparent Antennas for Wireless Systems Based on Patterned Indium Tin Oxide and Flexible Glass	1443
<i>Mark D. Poliks, Yi-Lin Sung, Jack Lombardi, Robert Malay, Jeremiah Dederick, C. R. Westgate, Ming-Huang Huang, Sean Garner, Scott Pollard, and Colin Daly</i>	
Transfer Function Reconfigurable Bandpass Filter Embedded with Metallic Grid	1449
<i>Shang Yu Hung, Yu Guo, Guann Pyng Li, Hsiang Yu Chan, and Mark Bachman</i>	
Capillary Condensation Based Wireless Volatile Molecular Sensor	1455
<i>Saranraj Karuppuswami, Nophadon Wiwatcharagoses, Amanpreet Kaur, and Premjeet Chahal</i>	

Session 31: Auto Electronics Packaging and Power Modules

Novel Polymer Substrate-Based 1.2 kV/40: A Double-Sided Intelligent Power Module	1461
<i>Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, and Douglas C. Hopkins</i>	
Advanced Packaging Need for Automotive In-cabin Application	1468
<i>Nokibul Islam, Ming-Che Hsieh, and Kang KeonTaek</i>	
Reliability of eWLB (Embedded Wafer Level BGA) for Automotive Radar Applications	1473
<i>Daniel Yap, Kim Sing Wong, Luc Petit, Roberto Antonicelli, and Seung Wook Yoon</i>	
Packaging Innovations for High Voltage (HV) GaN Technology	1480
<i>D. Mishra, V. Arora, L. Nguyen, S. Iriguchi, H. Sada, L. Clemente, S. Lim, HY Lin, A. Lohia, S. Gurrum, J. Sauser, and S. Spencer</i>	
Thin-Film Magnetic Inductor for Integrated Power Management	1485
<i>Annamalai Arasu Muthukumaraswamy, King Jien Chui, Wei Yi Lim, Jun Yu, Serine Soh, Leong Yew Wing, Huamao Lin, and Sunil Wickramanayaka</i>	
Feasibility Investigations on Selective Laser Melting for the Development of Microchannel Cooling in Power Electronics	1491
<i>Aarief Syed-Khaja, Antonio Perinan Freire, Christopher Kaestle, and Joerg Franke</i>	
POL-kw Modules for High Power Applications	1497
<i>Liang Yin, Kaustubh Nagarkar, Christopher Kapusta, Risto Tuominen, Arun Gowda, Shingo Hayashibe, Hitoshi Ito, and Tadashi Arai</i>	

Session 32: Reliability Challenges in 2.5D/3D Interconnect

Reliability Challenges in 2.5D and 3D IC Integration	1504
<i>Li Li, Paul Ton, Mohan Nagar, and Pierre Chia</i>	
High Frequency Electrical Performance and Thermo-Mechanical Reliability of Fine-Pitch, Copper-Metallized Through-Package-Vias (TPVs) in Ultra-Thin Glass Interposers	1510
<i>Sukhadha Viswanathan, Tomonori Ogawa, Kaya Demir, Timothy B. Huang, P. Markondeya Raj, Fuhan Liu, Venky Sundaram, and Rao Tummala</i>	
Reliability Evaluations on 3D IC Package beyond JEDEC	1517
<i>Ganesh Hariharan, Laurene Yip, Raghunandan Chaware, Inderjit Singh, Michael Shen, Kenny Ng, and Antai Xu</i>	
Remarkable Suppression of Local Stress in 3D IC by Manganese Nitride-Based Filler with Large Negative CTE	1523
<i>Hisashi Kino, Takafumi Fukushima, and Tetsu Tanaka</i>	
Electrical Characterization of CMP-Less Via-Last TSV under Reliability Stress Conditions	1529
<i>King Jien Chui and Mingbin Yu</i>	
A Novel Failure Analysis Technique for Semiconductor Packaging by Xenon Difluoride Gas	1535
<i>Hongqing Zhang, Tom Wassick, and Frank Pompeo</i>	
Alternative 3D Small form Factor Methodology of System in Package for IoT and Wearable Devices Application	1541
<i>Mike Tsai, Albert Lan, Chi Liang Shih, Terence Huang, Ryan Chiu, S. L. Chung, J. Y. Chen, Frank Chu, Cheng Kai Chang, Sheng Ming Yang, Daniel Chen, and Nicholas Kao</i>	

Session 33: Advanced Bonding and Soldering Technology

Novel Large-Area Attachment for High-Temperature Power Electronics Module Application	1547
<i>Chunlei Liu, Fabian Mohn, Juergen Schuderer, and Daniele Torresin</i>	
Bismuth-Based Transient Liquid Phase (TLP) Bonding as High-Temperature Lead-Free Solder Alternatives	1553
<i>Junghyun Cho, Roozbeh Sheikhi, Sandeep Mallampati, Liang Yin, and David Shaddock</i>	
Silver Sinter Paste for SiC Bonding with Improved Mechanical Properties	1560
<i>Wolfgang Schmitt and Ly May Chew</i>	
Diffusion Barrier Effect of Ni-W-P and Ni-Fe UBMs during High Temperature Storage	1566
<i>Li-Yin Gao, Li Liu, Zhi-Quan Liu, Jing Wang, Zhao-Xia Zhou, and Chang-Qing Liu</i>	
Study of C2W Bonding Using Cu Pillar with Side-Wall Plated Solder	1572
<i>Ling Xie, Sunil Wickramanayaka, Vasarla Nagendra Sekhar, and Daniel Ismael Cereno</i>	

Fabrication and Characterization of Nanoporous Metallic Interconnects Using Electrospun Nanofiber Template and Electrochemical Deposition	1578
<i>Sheng-Po Fang, Seahee Hwangbo, Hyowon An, and Yong-Kyu 'YK' Yoon</i>	
Ga Liquid Metal Embrittlement for Fine Pitch Interconnect Rework	1584
<i>E. Nguena, D. Danovitch, M. Kanso, and R. Langlois</i>	

Session 34: Waveguide Devices and Chip-to-Fiber Packaging

Design, Fabrication and Connectorization of High-Performance Multimode Glass Waveguides for Board-Level Optical Interconnects	1592
<i>Lars Brusberg, Davide D. Fortusini, Henning Schröder, Wei C. Jiang, Aramais R. Zakharian, Sergey A. Kuchinsky, Christian Fiebig, Shenping Li, Andrey Kobayakov, and Alan F. Evans</i>	
Axially Tapered Circular Core Polymer Optical Waveguides Enabling Highly Efficient Light Coupling	1600
<i>Takaaki Ishigure, Kenji Katori, Hoshihiko Toda, and Kazuki Yasuhara</i>	
First Demonstration of Single-Mode Polymer Optical Waveguides with Circular Cores for Fiber-to-Waveguide Coupling in 3D Glass Photonic Interposers	1606
<i>Rui Zhang, Fuhan Liu, Venky Sundaram, and Rao Tummala</i>	
3D Optical Coupling Techniques on Polymer Waveguides for Wafer and Board Level Integration	1612
<i>Sebastian Lungen, Sujay Charania, Tobias Tiedje, Krzysztof Nieweglowski, Sebastian Killge, Lukas Lorenz, Johann Bartha, and Karlheinz Bock</i>	
Position Dependence of Coupling Efficiency of Grating Coupler in Waveguide Cavity	1619
<i>Shogo Ura, Kazuki Mori, Ryo Tsujimoto, Junichi Inoue, and Kenji Kintaka</i>	
Efficient, Easy-to-Use, Planar Fiber-to-Chip Coupling Process with Angle-Polished Fibers	1627
<i>Djorn Karnick, Nils Bauditsch, Lars Eisenblätter, Thomas Kühner, Marc Schneider, and Marc Weber</i>	
Novel, High-Throughput, Fiber-to-Chip Assembly Employing Only Off-the-Shelf Components	1632
<i>Nicolas Boyer, Alexander Janta-Polczynski, Jean-François Morissette, Stephan Martel, Ted W. Lichoulas, Swetha Kamapurkar, Sebastian Engelmann, Paul Fortier, and Tymon Barwicz</i>	

Session 35: Thermomechanical and Thermal Characterization

The Combined Effect of Mechanical Package Stress and Humidity on Chip Corrosion Probability	1640
<i>G. Lorenz, M. Simon-Najasek, and A. Lindner</i>	
Mechanical Characterization of Anodic Bonding Using Chevron Microchannel	1646
<i>David C. Woodrum, Mohammed Nasr, Xuchen Zhang, Muhannad S. Bakir, and Suresh K. Sitaraman</i>	

Package-Level Si Micro-Fluid Cooler with Enhanced Jet Array for High Performance 3D Systems	1654
<i>Yong Han, Boon Long Lau, Gongyue Tang, Seow Meng Low, and Jason Goh</i>	
A Unified and Versatile Model Study for Moisture Diffusion	1660
<i>Liangbiao Chen, Jenny Zhou, Hsing-Wei Chu, and Xuejun Fan</i>	
Microstructure Simulation and Thermo-Mechanical Behavior Analysis of Copper Filled Through Silicon Vias Using Coupled Phase Field and Finite Element Methods	1668
<i>Shui-Bao Liang, Chang-Bo Ke, Han-Jiang, Min-Bo Zhou, and Xin-Ping Zhang</i>	
On the Process/History Dependence of Package Mechanical Performance	1675
<i>Mingji Wang, Lou Nicholls, Mina Mo, Minjae Lee, Quan Pham, and Yong Song</i>	
Systematic Approach to Design High Power FPGA Package for Current-Carrying Capability	1683
<i>Hong Shi, Siow Chek Tan, Jae-Gyung Ahn, Gamal Refai-Ahmed, and Suresh Ramalingam</i>	

Session 36: Advances in Signal and Power Integrity

Active and Passive Techniques for Noise Sensitive Circuits in Integrated Voltage Regulator Based Microprocessor Power Delivery	1688
<i>Amit K. Jain, Sameer Shekhar, and Yan Z. Li</i>	
High-Voltage Capacitors for Next-Generation Power Modules in Electric Vehicles	1695
<i>Robert G. Spurney, Himani Sharma, P. M. Raj, Rao R. Tummala, Naomi Lollis, Saumya Gandhi, and Matt Romig</i>	
Package and Printed Circuit Board Design of a 19.2 Gb/s Data Link for High-Performance Computing	1701
<i>Sungjun Chun, Jose Hejase, Junyan Tang, Jean Audet, Dale Becker, Daniel Dreps, Glen Wiedemeier, Megan Nguyen, Lloyd Walls, Francesco Preda, and Daniel Douriet</i>	
Signal and Power Integrity Analysis of High-Speed Links with Silicon Interposer	1708
<i>Wendemagegnehu Beyene, Nitin Juneja, Yeon-Chang Hahm, Ravi Kollipara, and Joohee Kim</i>	
Novel Parallel Resonance Peak Measurement and Lossy Transmission Line Modeling of 2-T and 3-T MLCC Capacitors for PDN Application	1716
<i>Varin Sriboonlue, Larry Smith, Javid Mohamed, Jaemin Shin, and Tim Michalka</i>	
Eye-Diagram Estimation Methods for Voltage-and Probability-Dependent PAM-4 Signal on Stacked Through-Silicon Vias (TSVs)	1724
<i>Junyong Park, Jonghoon J. Kim, Sumin Choi, Youngwoo Kim, Heegon Kim, and Joungho Kim</i>	
Signal Integrity Modeling in Inhomogeneous Waveguide/PCB of Arbitrary Shape Using Broadband Green's Function	1732
<i>Kung-Hau Ding, Tien-Hao Liao, and Leung Tsang</i>	

Session 37: Interactive Presentations 1

Package-Level EMI Shielding Technology with Silver Paste for Various Applications	1736
<i>Kisu Joo, Tae-Ryong Kim, Jung Woo Hwang, Jin-Ho Yoon, Se Young Jeong, and Myung Jin Yim</i>	
Effects of Current Stress for Low Temperature Cu/Sn/Cu Solid-State-Diffusion Bonding	1742
<i>Jian Cai, Junqiang Wang, Qian Wang, Zijian Wu, and Dejun Wang</i>	
High Throughput Low Stress Air Jetting Carrier Release for RDL-First Fan-Out Wafer-Level-Packaging	1748
<i>Hao Tang, Gary Shi, Raphael He, Hsiang-Hung Chang, Sheng-Shu Yang, Ming Yin, Wei Zhang, and My Nguyen</i>	
48×10 Gbps Cost-Effective FPC-Based On-Board Optical Transmitter with PGA Connector	1755
<i>Teng Li, Sander Dorrestein, Gonzalo Guelbenzu, Chenhui Li, Ripalta Stabile, Oded Raz, and Sander Dorrestein</i>	
A Novel Wafer Level Integration of Liquid-Metal Injection Based TSV and Integrated Passive Devices	N/A
<i>Tao Zheng, Gaowei Xu, and Le Luo</i>	
Next Generation Plating Technologies for FO-Panel Level Packaging	1767
<i>Ralph Zoberbier, James Welsh, Christian Ohde, and Henning Huebner</i>	
A Density Staggered Cantilever for Micron Length Gravity Probing	1773
<i>Qidong Wang, Alexander D. Rider, David C. Moore, Charles P. Blakemore, Liqiang Cao, and Giorgio Gratta</i>	
Scalability and Yield in Elastomer Stamp Micro-Transfer-Printing	1779
<i>David Gomez, Kanchan Ghosal, Tanya Moore, Matthew A. Meitl, Salvatore Bonafede, Carl Prevatte, Erich Radauscher, António Jose Trindade, and Christopher A. Bower</i>	
Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor	1786
<i>Keiichiro Iwanabe, Kenichi Nakadozono, Mamoru Sakamoto, and Tanemasa Asano</i>	
High Transmittance Broadband THz Polarizer Using 3D-IC Technologies	1793
<i>Nai-Chen Chi, Ting-Yang Yu, Hsin-Cheng Tsai, Shiang-Yu Wang, Chih-Wei Luo, Yu-Tao Yang, and Kuan-Neng Chen</i>	
High Accuracy Thermal Compression Bonding Technology for Large-Sized Substrate	1799
<i>Noboru Asahi, Yoshihito Mizutani, Koichi Imai, Yasunori Hashimoto, Hikaru Tomita, Toshiyuki Jinda, Mikio Kawakami, Masafumi Senda, and Katsumi Terada</i>	
Real-Time Color-Tunable White LEDs through Combination of Phosphor Patterns and Adaptive Liquid Lens	1805
<i>Huai Zheng, Sheng Liu, Zefeng Zhang, and Peng Yang</i>	
Yield Comparison of Die-First Face-Down and Die-Last Fan-Out Wafer Level Packaging	1811
<i>Amy P. Lujan</i>	

Multi Beam Full Cut Dicing of Thin Si IC Wafers	1817
<i>Jeroen van Borkulo, Paul Verburg, and Richard van der Stam</i>	
A New Method for 3D Microstructure Fabrication via Ionic Wind	1823
<i>Shangru Zhou, Guoliang Li, Huai Zheng, and Sheng Liu</i>	
A Unique Temporary Bond Solution Based on a Polymeric Material Tacky at Room Temperature and Highly Thermally Resistant Application Extension from 3D-SiC to FO-WLP	1829
<i>Alain Phommahaxay, Goedeke Potoms, Julien Bertheau, Pieter Bex, Fabrice Duval, Arnita Podpod, Teng Wang, Greet Verbinnen, Gerald Beyer, Erik Sleenckx, Eric Beyne, Atsushi Nakamura, and Yoshitaka Kamochi</i>	
3D Printed Out-of-Plane Antennas for Use on High Density Boards	1835
<i>Mohd Ifwat Mohd Ghazali, Jennifer A. Byford, Saranraj Karuppuswami, Amanpreet Kaur, James Lennon, and Premjeet Chahal</i>	

Session 38: Interactive Presentations 2

Exploring DDR4 Address Bus Design for High Speed Memory Interface	1843
<i>Nanju Na, Juan Wang, Sean Long, Changyi Su, Thomas To, and Yong Wang</i>	
Demonstration of High Electrical Reliability of Sub-2 Micron Cu Traces Covered with Inorganic Dielectrics for Advanced Packaging Technologies	1849
<i>Hiroshi Kudo, Ryohei Kasai, Jyunichi Suyama, Mitsuhiro Takeda, Yumi Okazaki, Haruo Iida, Daisuke Kitayama, Toshio Sasao, Kouji Sakamoto, Hiroaki Sato, Shouhei Yamada, and Satoru Kuramochi</i>	
The Comparison of Package Design and Electrical Analysis in Mobile Application	1855
<i>Yuan-Hsi Chou, Po-Chih Pan, Chih-Yi Huang, Ming-Fong Jhong, and Chen-Chao Wang</i>	
Multi-band Harmonic RF Tags for Barcode Applications in a Cluttered Environment	1861
<i>Saranraj Karuppuswami, Mohd Ifwat Mohd Ghazali, Amanpreet Kaur, and Premjeet Chahal</i>	
High-Band AlN Based RF-MEMS Resonator for TSV Integration	1868
<i>Nan Wang, Yao Zhu, Chengliang Sun, Mingbin Yu, Gengli Chua, Srinivas Merugu, Navab Singh, and Yuandong Gu</i>	
Equalization Enhancement Approaches for PAM4 Signaling for Next Generation Speeds	1874
<i>J. He, N. Dikhaminija, M. Tsiklauri, J. Drewniak, A. Chada, and B. Mutnury</i>	
Data Transfer Performance Analysis and Enhancement of Critical 3D Interconnects in a 3D SiP Based on Communication Channel Modeling Methodology	1880
<i>Min Miao, Zhensong Li, Xiaoyang Duan, Tianfang Chen, Huan Liu, Xin Sun, Xiaole Cui, and Yufeng Jin</i>	
A Characterization Method for Interfacial Delamination of Copper/Epoxy Mold Compound Specimens under Mixed Mode I/III Loading	1888
<i>V. N. N. Trilochan Rambhatla, David Samet, Scott R. McCann, and Suresh K. Sitaraman</i>	
Low-Temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au Layer for High Density Interconnection Applications	1894
<i>Qinghua Zeng, Yong Guan, Jing Chen, and Yufeng Jin</i>	

Chip-Scale SERF Atomic Magnetometer without Magnetic Shield	1900
<i>Lin Lu, Jintang Shang, Zhihua Pan, and Yu Ji</i>	
Numerical Simulations of Joint-to-Joint Temperature Variation During Thermo-Compression Bonding	1906
<i>Depayne Athia, Alireza Rezvani, Horst Clauberg, Ivy Qin, and Michael Mayer</i>	
The Complete Packaging Reliability Studies through One Digital Image Correlation System	1916
<i>Yuling Niu, Jing Wang, and S. B. Park</i>	
Resistometric Characterization of the Interface between Au Wire Bonds to AlCuW Bond Pads	1922
<i>Steve H. Kilgore and Craig A. Gaw</i>	
Comparison and Consistency of On-PCB Microstrip Line Modeling by 3D Fullwave and 2D Quasi-Static Approaches for High Speed Packaging System Signal Integrity Simulations	1928
<i>Zhaoqing Chen</i>	
Real-Time Diagnosis of Wire Degradation Based on Digital Signal Analysis	1936
<i>Jinwoo Lee and Daeil Kwon</i>	

Session 39: Interactive Presentations 3

Electrical Transmission Properties of HBM Interface on 2.1-D System in Package Using Organic Interposer	1943
<i>Yutaka Uematsu, Nobuyuki Ushifusa, and Hitoshi Onozeki</i>	
The Use of Single Layer MIS in Modern Assembly	1950
<i>Kohan Lin, Albert Lan, Mark Liao, and Boxiang Fang</i>	
Physical and Electrical Characterization of 3D Embedded Capacitor: A High-Density MIM Capacitor Embedded in TSV	1956
<i>Ye Lin and Chuan Seng Tan</i>	
Electrical and Thermal Simulation of SWIFT (TM) High-Density Fan-Out PoP Technology	1962
<i>Curtis Zwenger, George Scott, Bora Baloglu, Mike Kelly, WonChul Do, Wongeol Lee, and JiHun Yi</i>	
High Reliability Challenges with Cu Wire Bonding for Automotive Devices in the AEC-Q006	1968
<i>Junho Jeon, SeokHo Na, SungHo Jeon, Mina Mo, DaeByoung Kang, Kwangmo Lim, and JinYoung Kim</i>	
Development of Die Attachment Technology for Power IC Module by Introducing Indium into Sintered Nano-Silver Joint	1974
<i>C. A. Yang, C. Robert Kao, and H. Nishikawa</i>	
Effect of Nickel-Coating Modified CNTs on the Dopant Dispersion and Performance of BGA Solder Joints	1981
<i>Huayu Sun, Xiao Hu, Y. C. Chan, and Fengshun Wu</i>	

Assessing the Reliability of High Temperature Solder Alternatives	1987
<i>M. Z. Kokash, R. S. Sivasubramony, J. L. Then Cuevas, A. F. Zamudio, P. Borgesen, A. A. Zinn, R. M. Stoltenberg, J. Chang, Y.-L. Tseng, and D. Blass</i>	
High-Performance Silver Alloy Bonding Wire for Memory Devices	1996
<i>Tetsuya Oyamada, Tomohiro Uno, Takashi Yamada, and Daizo Oda</i>	
Low Pressure Solid-State Bonding Using Silver Preforms for High Power Device Packaging	2002
<i>Jiaqi Wu and Chin C. Lee</i>	
Fabrication, Characterization and Comparison of FR4-Compatible Composite Magnetic Materials for High Efficiency Integrated Voltage Regulators with Embedded Magnetic Core Micro-Inductors	2008
<i>M. L. F. Bellaredj, S. Mueller, A. K. Davis, P. Kohl, M. Swaminathan, and Y. Mano</i>	
The Novel Failure Mechanism of the Polymer Ball Interconnected CBGA under Board Level Thermal Mechanical Stress	2015
<i>Jeffrey ChangBing Lee, Cheng-Chih Chen, Dem Lee, Cherie Chen, and Alice Lin</i>	
Development of Double Side Protection Process with Bump Support Film (BSF) and Backside Coating Tape for WLP	2021
<i>Masanori Yamagishi, Tomotaka Morishita, Motoki Nozue, Akinori Sato, Keisuke Shinomiya, and Shinya Takyu</i>	
Design of Miura Folding-Based Micro-Supercapacitors as Foldable and Miniaturized Energy Storage Devices	2027
<i>Bo Song, Yun Chen, Kyoung-Sik Moon, and CP Wong</i>	
Assembly and Reliability Challenges for Next Generation High Thermal TIM Materials	2033
<i>Chi-An Pan, Chi-Tung Yeh, Wei-Chun Qiu, Rong-Zheng Lin, Liang-Yih Hung, Kong-Toon Ng, C. F. Lin, C. Key Chung, Don-Son Jiang, and C. S. Hsiao</i>	
Low Temperature Curable Polyimide Film Properties and WLP Reliability Performance with Various Curing Conditions	2040
<i>Yu Chuan (Steven) Chen, Katch Wan, Chen An Chang, and Rick Lee</i>	
The Effect of Polymer Rebound on SnBi58 Solder ACFs Joints Cracks during a Thermo-Compression Bonding	2047
<i>Shuye Zhang and Kyung-Wook Paik</i>	

Session 40: Interactive Presentations 4

Equivalent Thermal Conductivity Model Based Full Scale Numerical Simulation for Thermal Management in Fan-Out Packages	2054
<i>Ningyu Wang, Yudan Pi, Wei Wang, and Yufeng Jin</i>	
Local Stress Analysis by XRD Single Crystal Method and Kossel Diffraction Applied to a Flip Chip Structure	2060
<i>A.-L. Lebaudya, R. Pescia, W. Kpobieb, and M. Fendler</i>	
Study of Annular Copper Filled TSVs of Sensor and Interposer Chips for 3D Integration	N/A
<i>Cao Li, Peng Fei, Huai Zheng, and Sheng Liu</i>	

Investigations on the Pumping Behaviors of Copper Filler in Through-Silicon-vias (TSV)	2073
<i>Fei Su and Ruixia Yao</i>	
Warpage Prediction Methodology of Extremely Thin Package	2080
<i>Peng Chen, Zhongli Ji, Yangming Liu, Ciyan Wu, Ning Ye, and Hem Takiar</i>	
A Design Study of 5G Antennas Optimized Using Genetic Algorithms	2086
<i>Vincens Gjokaj, John Doroshewitz, Jeffrey Nanzer, and Premjeet Chahal</i>	
Cu-In-Microbumps for Low-Temperature Bonding of Fine-Pitch-Interconnects	2092
<i>Steffen Bickel, Iuliana Panchenko, Wieland Wahrmund, Volker Neumann, Jörg Meyer, and M. Juergen Wolf</i>	
Via-in-Trench: A Revolutionary Panel-Based Package RDL Configuration Capable of 200-450 IO/mm/Layer, an Innovation for More-Than-Moore System Integration	2097
<i>Fuhan Liu, Chandrasekharan Nair, Atsushi Kubo, Tomoyuki Ando, Hao Lu, Rui Zhang, Hang Chen, Kwon Sang Lee, Venky Sundaram, and Rao R. Tummala</i>	
Simulation Analysis of a Conformal Patch Sensor for Skin Tension and Swelling Detection	2104
<i>Ruiqi Lim, Ming-Yuan Cheng, Ramona Damalerio, and Weiguo Chen</i>	
Effect of Material Properties of Double-Layer Non Conductive Films (D-NCFs) on the Reflow Reliability of Ultra Fine-Pitch Cu-Pillar/Sn-Ag Micro Bump Interconnection	2110
<i>Seyong Lee, Jiwon Shin, Woojeong Kim, Taejin Choi, and Kyung-Wook Paik</i>	
Wafer-Level Micro Alkali Vapor Cells with Anti-Relaxation Coating Compatible with MEMS Packaging for Chip-Scale Atomic Magnetometers	2116
<i>Yu Ji, Jintang Shang, Qi Gan, and Lei Wu</i>	
Low-Temperature High-Throughput Assembly Technology for Transducer Array in Medical Imaging Applications	2121
<i>Hoang-Vu Nguyen, Nu Bich Duyen Do, and Knut E. Aasmundtveit</i>	
Highly Efficient and Stable Quantum Dot Light Emitting Diodes Optimized by Micro-Packaged Luminescent Microspheres	2129
<i>Kai Wang, Xiao Bing Luo, Sheng Liu, and Xiao Wei Sun</i>	

Session 41: Student Interactive Presentations

Stress Analysis of Flexible Packaging for the Integration of Electronic Components within Woven Textiles	2133
<i>Menglong Li, John Tudor, Russel Torah, and Steve Beeby</i>	
Signal Integrity Analysis of Silicon/Glass/Organic Interposers for 2.5D/3D Interconnects	2139
<i>Sumin Choi, Heegon Kim, Kiyeong Kim, Junyong Park, Daniel H. Jung, and Joungcho Kim</i>	
A Study on the Fabrication of Electrical Circuits on Fabrics Using Cu Pattern Laminated B-Stage Adhesive Films for Electronic Textile Applications	2145
<i>Seung-Yoon Jung and Kyung-Wook Paik</i>	
Electrically Testing Non-underfilled Flip Chip Assemblies-Impacts on Interconnect Integrity	2151
<i>A. Cloutier, D. Danovitch, and Benoît Foisy</i>	

Effects of Anisotropic Conductive Films (ACFs) Gap Heights on the Bending Reliability of Chip-In-Flex (CIF) Packages for Wearable Electronics Applications	2161
<i>Ji-Hye Kim, Tae-Ik Lee, Dal-Jin Yoon, Taek-Soo Kim, and Kyung-Wook Paik</i>	
A Study on the Fine Pitch Flex-on-Flex (FOF) Assembly Using Flux Added Nanofiber Solder Anisotropic Conductive Films (ACFs) and Thermo-Compression Bonding Method	2168
<i>Ji-Soo Lee, Ji-Hye Kim, and Kyung-Wook Paik</i>	
Infrared (IR) Soldering of Metallic Nanowires	2175
<i>Jirui Wang, Fan Gao, and Zhiyong Gu</i>	
Stretchable and Electrically Conductive Composites Fabricated from Polyurethane and Silver Nano/Microstructures	2181
<i>Bo Song, Kyoung-Sik Moon, and CP Wong</i>	
Numerical and Experimental Study of Fan-Out Wafer Level Package Strength	2187
<i>Cheng Xu, Z. W. Zhong, and W. K. Choi</i>	
Effects of Passivation Layer and Electroplating Parameters of Copper Film on Wafer Warpage During Thermal Process	N/A
<i>Gong Cheng, Heng Li, Weibo Zhang, Gaowei Xu, and Le Luo</i>	
Development of Mechanical Locking Micro-Anchor Structures for aQFN Package Application	2199
<i>Yu-Lung Huang, Mano Ajayan, Bao-Hui Chang Chien, and Wei-Chih Lin</i>	
Reliability of Cu/NiFe and Cu/Ni Metaconductor Devices for RF Applications	2205
<i>Timothy Clingenpeel and Yong-Kyu Yoon</i>	
A New Fan-Out Package Structure Utilizing the Self-Alignment Effect of Molten Solder to Improve the Die Shift and Enhance the Thermal Properties	2212
<i>Hwan-Pil Park, Jae-Yong Park, Gwancheol Seo, and Young-Ho Kim</i>	
Toughening Underfills by Stress-Absorbing Core-Shell Fillers	2219
<i>Chia-Chi Tuan, Kyoung-Sik Moon, and Ching-Ping Wong</i>	
Thermal Characteristic of Sn-MWCNT Nanocomposite Solder in LED Package	2225
<i>Choong-Jae Lee, Jae Jung Moon, Kwang-Ho Jung, and Seung-Boo Jung</i>	
An Evaluation of Effects of Molding Compound Properties on the Reliability of Ag Wire Bonded Components	2231
<i>Keisuke Yazawa, Matthew Parsons, Azzedin Jackson, Wenhao Chen, Alexander Campbell, John Blendell, Carol Handwerker, and Peng Su</i>	
A Nonlinear Transmission Line Based Harmonic RF Tag	2237
<i>Saikat Mondal, Mohd Ifwat Mohd Ghazali, Saranraj Karuppuswami, Amanpreet Kaur, and Premjeet Chahal</i>	
Numerical Analysis and Optimization of Thermal Performance of LED Filament Light Bulb	2243
<i>Jie Liu, Chunlin Xu, Huai Zheng, and Sheng Liu</i>	
Effective and Efficient Modeling of Differential Vias Using Semi-Empirical Approach	2249
<i>Fanghui Ren, Kevin Cai, Chunchun Sui, Jayaprakash Balachandran, and Bidyut Sen</i>	

Design of Low-Profile Integrated Transformer and Inductor for Substrate-Embedding in 1-5kW Isolated GaN DC-DC Converters	2256
<i>Haksun Lee, Vanessa Smet, P. M. Raj, and Rao Tummala</i>	
Stretchable Capacitive Strain Sensors Based on a Novel Polymer Composite Blend	2263
<i>Todd Houghton, Jignesh Vanjaria, Thomas Murphy, and Hongbin Yu</i>	
Thermal and Mechanical Analysis of 3D Glass Packaging for Automotive Cameras	2269
<i>Daniel Struk, Chintan Buch, Peter J. Hesketh, Klaus-Jürgen Wolter, and Rao Tummala</i>	
Miniaturization of Planar Packaged Inductor Using NiZn and Low Cost Screen Printing Technique	2275
<i>Colin Pardue, Mohamed F. Bellaredj, Anto K. Davis, and Madhavan Swaminathan</i>	

Author Index