

2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES 2017)

**Toulouse, France
14-16 June 2017**



**IEEE Catalog Number: CFP17INB-POD
ISBN: 978-1-5386-3167-6**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17INB-POD
ISBN (Print-On-Demand):	978-1-5386-3167-6
ISBN (Online):	978-1-5386-3166-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Session 1: Energy management and optimization

A performance, power, and energy efficiency analysis of load balancing techniques for GPUs <i>Federico Busato and Nicola Bombieri</i>	1
Minimizing the aperiodic responsiveness in Energy Harvesting Devices <i>Rola El Osta, Marilyne Chetto and Hussein El Ghor</i>	9
Hyper-periodic Thermal Management for Hard Real-time Systems <i>Long Cheng, Zhihao Zhao, Kai Huang and Alois Knoll</i>	15

Work in Progress session 1: timing in embedded systems

Pessimism analysis of Network Calculus approach on AFDX networks <i>Aakash Soni, Xiaoting Li, Jean-Luc Scharbarg and Christian Fraboul</i>	23
Probabilistic Model of AFDX Frames Reception for End System Backlog Assessment <i>Yohan Baga, Morgane Richaud, Fakhreddine Ghaffari, David Declercq, Etienne Zante and Michael Nahmiyace</i>	27
On uses of Extreme Value Theory fit for industrial-quality WCET analysis <i>Suzana Milutinovic, Enrico Mezzetti, Jaume Abella, Tullio Vardanega and Francisco J Cazorla</i>	33

Session 2: Multiprocessor and System-On-Chip design

FPGA-based Digital Tunable Wireless Transceiver for the TETRA-TETRAPOL Bands <i>Naim Harb, Carlos Valderrama and Jonathan Pisane</i>	39
HLSshield: A Reliability Enhancement Framework for High-Level Synthesis <i>Christian Fibich, Martin Horauer and Roman Obermaisser</i>	47
On the Tailoring of CAST-32A Certification Guidance to Real COTS Multicore Architectures <i>Irune Agirre, Jaume Abella, Mikel Azkarate-Askasua and Francisco J Cazorla</i>	57

Session 3: Networked Embedded Systems

Modelling Bus Contention during System Early Design Stages <i>David Trilla, Carles Hernandez, Jaume Abella and Francisco J. Cazorla</i>	65
C3: Configurable CAN FD Controller: Architecture, Design and Hardware	73

Implementation	
<i>Mehmet Ertug Afsin, Klaus Werner Schmidt and Ece Guran Schmidt</i>	
Offset Assignment on Controller Area Network: Improved Algorithms and Computational Evaluation	82
<i>Ahmet Batur, Klaus Schmidt and Ece Schmidt</i>	

Work in Progress session 2: Embedded system design: tools and case studies

Soft Real-Time Smartphone ECG Processing	91
<i>George Tsamis, Miltos Grammatikakis, Antonis Papagrigrorou</i>	
<i>Polydoros Petrakis, Voula Piperaki, Angelos Mouzakitis and Marcello Coppola</i>	
More accurate complex multiplication for embedded processors	95
<i>Claude-Pierre Jeannerod, Laurent Thvenoux and Christophe Monat</i>	
Towards Virtual Prototyping of Synchronous Real-time Systems on NoC-based MPSoCS	99
<i>Razi Seyyedi, M. T. Mohammadat, Maher Fakih, Kim Gruettner, Johnny berg and Duncan Graham</i>	
Power and Performance aware Electronic System Level Design	103
<i>Amal Ben Ameer, Franois Verdier, Michel Auguin, Didier Martinot, Patricia Guitten-Ouhamou and Valerio Frascolla</i>	

Session 4: Scheduling and timing analysis

Probabilistic Schedulability Tests for Uniprocessor Fixed-Priority Scheduling under Soft Errors	107
<i>Kuan-Hsun Chen and Jian-Jia Chen</i>	
Static Probabilistic Timing Analysis with a Permanent Fault Detection Mechanism	115
<i>Chao Chen, Jacopo Panerati, Imane Hafnaoui and Giovanni Beltrame</i>	
Generation of Simulink monitors for Control Applications from formal Requirements	125
<i>Alessio Balsini, Marco Di Natale, Marco Celia and Vassilios Tsachouridis</i>	

Session 5: Embedded applications

A greedy heuristic for distributing hard real-time applications on an IMA architecture	134
<i>Emilie Deroche, Jean-Luc Scharbarg and Christian Fraboul</i>	
Architecture Exploration for Distributed Embedded Systems: A Gap Analysis in Automotive Domain	142
<i>Xinhai Zhang, Naveen Mohan, Martin Trngren, Jakob Axelsson and De-Jiu Chen</i>	
Adaptive Video-Based Algorithm for Accident detection on Highways	152
<i>Boutheina Maaloul, Abdelmalik Taleb Ahmed, Smail Niar, Naim Harb and</i>	

Carlos Valderrama

Session 6: Security and safety of embedded systems

A Binary Protection Framework for Embedded Systems Software <i>Florian Gerstmayer, Jrgen Hausladen, Michael Kramer and Martin Horauer</i>	158
SMT-Based Architecture Modelling for Safety Assessment <i>Kevin Delmas, Rmi Delmas and Claire Pagetti</i>	166
Model-based Deployment Generation for Safety-Critical Multicore Systems <i>Georgeta Igna, Laurent Dieudonne, Sebastian Voss and Bernhard Schaetz</i>	174