

2017 International Conference on FPGA Reconfiguration for General-Purpose Computing (FPGA4GPC 2017)

**Hamburg, Germany
9 – 10 May 2017**



**IEEE Catalog Number: CFP17DUK-POD
ISBN: 978-1-5090-4756-7**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17DUK-POD
ISBN (Print-On-Demand):	978-1-5090-4756-7
ISBN (Online):	978-1-5090-4755-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Conference Program

Session 1	1
1 A flexible data processing framework for heterogeneous processing environments: RF Network-on-Chip <i>Martin Braun, Jonathon Pendlum</i>	
7 A Cost-effective Approach for Efficient Time-sharing of Reconfigurable Architectures <i>Mohamad Najem, Théotime Bollengier, Jean Christophe Le Lann, Loic Lagadec</i>	
13 Evaluation of a Declarative Linux Kernel FPGA Manager for Dynamic Partial Reconfiguration <i>Ulrich Langenbach, Stefan Wiehler and Endric Schubert</i>	
Session 2	19
19 Comparison and Evaluation of Cache Parameters for Softcores on FPGAs <i>Marcel Eckert, Dominik Meyer, Jan Haase and Bernd Klauer</i>	
25 An FPGA SAT Solver Based on Enhanced Constraint* <i>MA Kefan and XIAO Liquan and ZHANG Jianmin and LI Tiejun</i>	
Tutorial	N/A
N/A An Introduction to the Design Flow "from SIMULINK to FPGA" based on an Active Noise Cancelling Application Targeting the dSpace MicroLabBoxs <i>Jonas Hanselka/ Patrick Nowak, Helmut-Schmidt University Hamburg, Germany</i>	
List of Authors	31