

2017 IEEE 24th Symposium on Computer Arithmetic (ARITH 2017)

**London, United Kingdom
24 – 26 July 2017**



**IEEE Catalog Number: CFP17121-POD
ISBN: 978-1-5386-1966-7**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17121-POD
ISBN (Print-On-Demand):	978-1-5386-1966-7
ISBN (Online):	978-1-5386-1965-0
ISSN:	1063-6889

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2017 IEEE 24th Symposium on Computer Arithmetic

ARITH 2017

Table of Contents

Foreword	viii
Committees	x
Program Committee Members	xi
Steering Committee	xii

Session 1: Keynote Talk 1

The Rise of Multiprecision Arithmetic	1
<i>Nicholas John Higham</i>	

Session 2: Multiprecision Arithmetic

Multiple Precision Floating-Point Arithmetic on SIMD Processors	2
<i>Joris van der Hoeven</i>	
Multiprecision Multiplication on ARMv8	10
<i>Zhe Liu, Kimmo Järvinen, Weiqiang Liu, and Hwajeong Seo</i>	
Optimized Binary64 and Binary128 Arithmetic with GNU MPFR	18
<i>Vincent Lefèvre and Paul Zimmermann</i>	
Implementation and Performance Evaluation of an Extended Precision Floating-Point Arithmetic Library for High-Accuracy Semidefinite Programming	27
<i>Mioara Joldes, Jean-Michel Muller, and Valentina Popescu</i>	

Session 3: Algorithms

A Parallel Method for the Computation of Matrix Exponential Based on Truncated Neumann Series	35
<i>Vassil Dimitrov, Viduneth Ariyaratna, Diego F. G. Coelho, Logan Rakai, Arjuna Madanayake, and Renato J. Cintra</i>	
On Lifting-Based Fixed-Point Complex Multiplications and Rotations	43
<i>Oscar Gustafsson</i>	
A Number System Approach for Adder Topologies	50
<i>Alvaro Vázquez and Elisardo Antelo</i>	

Session 4 — Special Session: Computer Arithmetic and DSP

On Improving the Performance Per Area of ASTC with a Multi-output Decoder	58
<i>Kenneth C. Rovers and Sam Elliott</i>	
Optimal Streamed Linear Permutations	60
<i>François Serre and Markus Püschel</i>	
Approximate Neumann Series or Exact Matrix Inversion for Massive MIMO?	62
<i>Oscar Gustafsson, Erik Bertilsson, Johannes Klasson, and Carl Ingemarsson</i>	
Floating Point Tangent Implementation for FPGAs	64
<i>Martin Langhammer and Bogdan Pasca</i>	

Session 5: Floating-Point Error Analysis

The Classical Relative Error Bounds for Computing $\sqrt{a^2 + b^2}$ and $c / \sqrt{a^2 + b^2}$ in Binary Floating-Point Arithmetic are Asymptotically Optimal	66
<i>Claude-Pierre Jeannerod, Jean-Michel Muller, and Antoine Plet</i>	
Certified Roundoff Error Bounds Using Bernstein Expansions and Sparse Krivine-Stengle Representations	74
<i>Alexandre Rocca, Victor Magron, and Thao Dang</i>	
Round-off Error Analysis of Explicit One-Step Numerical Integration Methods	82
<i>Sylvie Boldo, Florian Faissole, and Alexandre Chapoutot</i>	
ULPs and Relative Error	90
<i>Marius Cornea</i>	

Session 6: Hardware for Fast and Reproducible Arithmetic

High-Precision Anchored Accumulators for Reproducible Floating-Point Summation	98
<i>David Raymond Lutz and Christopher Neal Hinds</i>	
Modified Fused Multiply and Add for Exact Low Precision Product Accumulation	106
<i>Nicolas Brunie</i>	
A Hardware Accelerator for Computing an Exact Dot Product	114
<i>Jack Koenig, David Biancolin, Jonathan Bachrach, and Krste Asanovic</i>	

Session 7: Keynote Talk 2

Large Scale Numerical Simulations of the Climate	122
<i>Jean-Christophe Rioual</i>	

Session 8: Arithmetic in FPGAs

Flexible Fixed-Point Function Generation for FPGAs	123
<i>Matei Istoan and Bogdan Pasca</i>	

Resource Optimal Design of Large Multipliers for FPGAs	131
<i>Martin Kumm, Johannes Kappauf, Matei Istoan, and Peter Zipf</i>	

Session 9 — Special Session: Realizing Efficient Matrix Computations

Accelerating Matrix Processing with GPUs	139
--	-----

*Nicholas Malaya, Shuai Che, Joseph L. Greathouse, René van Oostrum,
 and Michael J. Schulte*

Algorithms and Arithmetic: Choose Wisely	142
<i>George Anthony Constantinides</i>	

Optimizing Matrix Multiplication on Intel® Xeon Phi TH x200 Architecture	144
<i>Murat Efe Guney, Kazushige Goto, Timothy B. Costa, Sarah Knepper, Louise Huot, Arthur Mitrano, and Shane Story</i>	

QRD for Parallel Arithmetic Structures	146
<i>Martin Langhammer</i>	

Session 10: Cryptography

Fast Arithmetic Modulo $2^x p^y \pm 1$	148
<i>Joppe W. Bos and Simon Friedberger</i>	

Efficient Leak Resistant Modular Exponentiation in RNS	156
<i>Andrea Lesavourey, Christophe Negre, and Thomas Plantard</i>	

A New Multiplicative Inverse Architecture in Normal Basis Using Novel Concurrent Serial Squaring and Multiplication	164
<i>Amin Monfared, Hayssam El-Razouk, and Arash Reyhani-Masoleh</i>	

Session 11: Miscellaneous Topics in Computer Arithmetic

A Sum Error Detection Scheme for Decimal Arithmetic	172
<i>Alvaro Vazquez and Elisardo Antelo</i>	

Reliable Verification of Digital Implemented Filters Against Frequency Specifications	180
<i>Anastasia Volkova, Christoph Lauter, and Thibault Hilaire</i>	

Normalizing or Not Normalizing? An Open Question for Floating-Point Arithmetic in Embedded Systems	188
<i>Sonia Gonzalez-Navarro and Javier Hormigo</i>	

Author Index	196
---------------------------	-----