
China Semiconductor Technology International Conference 2012 (CSTIC 2012)

Editors:

Q. Lin

IBM Thomas J. Watson
Research Center
Yorktown Heights, New York,
USA

C. Claeys

IMEC
Leuven, Belgium

D. Huang

Pall Inc.
Port Washington, New York,
USA

H. Wu

Semiconductor Manufacturing
International Corporation
Shanghai, China

Y. Kuo

Texas A&M University
College Station, Texas, USA

R. Huang

Peking University
Beijing, China

K. Lai

IBM Semiconductor Research
and Development Center
Hopewell Junction, New York,
USA

Y. Zhang

Taiwan Semiconductor
Manufacturing Company
Hsinchu, Taiwan, China

Z. Guo

Intel Corporation
Albuquerque, New Mexico,
USA

S. Wang

Anji Microelectronics
(Shanghai) Co. Ltd.
Shanghai, China

R. Liu

Fudan University
Shanghai, China

T. Jiang

Maxim Integrated
Products Inc.
Sunnyvale, California, USA

P. Song

IBM Thomas J. Watson
Research Center
Yorktown Heights, New York,
USA

C. Lam

IBM Thomas J. Watson
Research Center
Yorktown Heights, New York,
USA



Published by

The Electrochemical Society

65 South Main Street, Building D
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

ecs transactions™

Vol. 44, No. 1

Copyright 2012 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

ISBN 978-1-56677-960-9 (CD-ROM)
ISBN 978-1-60768-318-6 (PDF)
ISBN 978-1-60768-319-3 (Softcover)

Printed in the United States of America.

Table of Contents

Preface	iii
---------	-----

Chapter 1 Design and Device Engineering

Gateless 1T-DRAM on n-Channel Bulk FinFETs <i>M. G. Andrade, L. M. Almeida, J. A. Martino (University of São Paulo), M. Aoulaiche, E. Simoen, and C. Claeys (imec)</i>	3
Two-Dimensional Self-Limiting Oxidation for Non-Planar Silicon Nano-Devices from Top-Down Approach: Experiments and Modeling <i>J. Fan, Q. Xu, Z. Jiang, Y. Ai, R. Wang, and R. Huang (Peking University)</i>	9
A Simulation Study of Substrate Dopant Engineering for Extremely Thin SOI (ET-SOI) MOSFETs with Ultra Thin BOX (UT-BOX) <i>H. Wu, M. Xu, W. Xiao, B. Wu, H. Zhu, Q. Liang, L. Zhao, H. Zhong, Z. Luo, H. Yin (Chinese Academy of Sciences), H. Yu (Nanyang Technological University), D. Cheng, and T. Ye (Chinese Academy of Sciences)</i>	15
Larger Intrinsic Voltage Gain Achieved with UTBOX SOI Devices and Thin Silicon Film <i>M. Rodrigues, M. Galeti, J. A. Martino (University of São Paulo), N. Collaert, E. Simoen, M. Aoulaiche, and C. Claeys (imec)</i>	25
Investigation of Novel Junctionless MOSFETs for Technology Node Beyond 22 nm <i>P. Xu, Y. Piao, L. Ge, C. Hu, L. Zhu, Z. Zhu, D. Zhang, and D. Wu (Fudan University)</i>	33
Prospects for Nanoelectronics CMOS Scaling and Functional Diversification <i>S. Deleonibus (CEA-LETI)</i>	41
Analytical-Numerical Model for the Total Mobility of AlGaN/GaN High Electron Mobility Transistors <i>R. Yahyazadeh and Z. Hashempour (Islamic Azad University)</i>	49
Stability of Zinc Oxide Thin-Film Transistors <i>S. Li, L. Sun, D. Han, Y. Wang, R. Han, and S. Zhang (Peking University)</i>	57

Effects of Annealing Treatment on Optical and Electronic Properties of GaN Based LEDs with ITO Films <i>W. Wang, X. Li, J. Zhang, and J. Zhang (Shanghai University)</i>	63
Access Strategies for Resistive Random Access Memory (RRAM) <i>F. T. Chen, Y. Chen, H. Lee, W. Chen, P. Gu, T. Wu, C. Tsai, Y. Liao, P. Chen, S. Sheu, P. Chiu, W. Lin, C. Lin, M. Tsai, and T. Ku (Industrial Technology Research Institute)</i>	73
A MIM Device Featuring both RRAM and Diode Behavior <i>S. H. Tan, L. Zhang, Y. Pan, Y. Huang, Y. Tang, G. Yang, J. Mao, Y. Cai, and R. Huang (Peking University)</i>	79
Resistance Switching Characteristics of Sputtered Titanium Oxide on a Flexible Substrate <i>C. Wu, K. Zhang, F. Wang, X. Wei, and J. Zhao (Tianjin University of Technology)</i>	87
Simulation of Electrochemical Metallization RRAM by Kinetic Monte Carlo Method <i>K. Liu, K. Zhang, F. Wang, and J. Zhao (Tianjin University of Technology)</i>	93
A New SRAM Cell Using the Optimized PNPN Diode <i>X. Tong, Q. Liang, H. Zhong, H. Zhu, D. Chen, and T. Ye (Chinese Academy of Sciences)</i>	99
A Novel PIN Switch Diode Integrating with 0.18um SiGe HBT BiCMOS Process <i>D. Liu, W. Qian, W. Duan, J. Hu, F. Chen, X. Chen, J. Shi, K. Xue, J. Pan, Z. Zhou, K. Zhou, X. Chen, T. Zhou, J. Huang, X. Xu, S. Xiao, and T. Chu (Shanghai Hua Hong NEC Electronics Co., Ltd.)</i>	105
A Novel Floating Gate Structure for High-Reliability and High-Speed Flash Application <i>S. Mei, Y. Cai, Z. Wan, and R. Huang (Peking University)</i>	115
A 1.5GS/s 6bit 2bit/Step Asynchronous Time Interleaved SAR ADC in 65nm CMOS <i>Z. Wang, Y. Chen, and H. Qian (Tsinghua University)</i>	121
Optimization of nLDMOS Ruggedness under Unclamped Inductive Switching (UIS) Stress Conditions by Poly-Gate Extension <i>N. Agarwal, K. N. Sharma, J. Tsai, G. Sheu, and S. Yang (Asia University)</i>	127
The Effects of Offset Spacer on nMOSFET Hot-Carrier Lifetime <i>J. Feng, Z. Gan, L. Zhang, L. Chang, Z. Pan, X. Shi, H. Wu, B. Ye, and T. Yu (Semiconductor Manufacturing International Corporation)</i>	135
Effect of Heavy Ion Irradiation on the RF Performance of 0.18 μ m Bulk Si MOSFETs <i>F. Tan, D. Yang, X. An, L. Ye, L. You, X. Zhang, and R. Huang (Peking University)</i>	141

EPI Surface Particle Reduction on NROM Word Line Application <i>H. Yang, J. Y. Tang, C. Wang (Applied Materials China), D. Li, B. Hu, and P. Li (Semiconductor Manufacturing International Corporation)</i>	149
Improved Characteristics of <i>HKMG MOS</i> Capacitor with Different Ultrathin Interface Layers <i>W. Xiong, J. Xiang, and W. Ou (Chinese Academy of Sciences)</i>	153
A High PSRR, Low Temperature Coefficient Bandgap Reference Circuit for Step-Down DC-DC Converters <i>J. Yang, Y. Dai, X. Jiang, and J. Chen (Anhui University)</i>	159
Effect of AlGaN Barrier Thickness on the Cut Off Frequency of AlGaN/GaN High Electron Mobility Transistors <i>R. Yahyazadeh and Z. Hashempour (Islamic Azad University)</i>	165
A Physical Model of 1C1R for Bipolar ZnO Resistive Switching <i>K. Song, K. Zhang, F. Wang, X. Wei, and Q. Wang (Tianjin University of Technology)</i>	173

Chapter 2 **Lithography and Patterning**

Extended Use of Immersion Tool for the 2x nm HP and Beyond <i>M. Imai and H. Suzuki (Nikon Corporation)</i>	181
DFM Study in Low k1 Lithography Process <i>L. Wang, X. Guo, W. Li, Y. Tong, F. Chen, H. Meng, B. Su, and S. Xiao (Shanghai Hua Hong NEC Electronics Co., Ltd.)</i>	187
Hotspot-Aware Robust Mask Design with Inverse Lithography <i>J. Li, N. Jia, and E. Y. Lam (The University of Hong Kong)</i>	197
A Fast Convolution Method and Its Application in Photomask Synthesis for Wafer Contour Fidelity Using Linear Basis Expansions <i>J. Zhang, Y. Peng, Z. Ye, Y. Wang, and Z. Yu (Tsinghua University)</i>	203
A Multi-Objective Layout Decomposition Framework for Self-Aligned Double Patterning Lithography <i>K. Luo, Z. Shi, B. Lin, and J. Qi (Zhejiang University)</i>	209
Throughput Increases Using EUV Assist Layers <i>C. Washburn, T. Ouattara, A. Collin, V. Krishnamurthy, and D. Guerrero (Brewer Science, Inc.)</i>	215

Substrate Effect on CD Control for Ion Implantation Layer Lithography Beyond 45nm Node	219
<i>H. Hu, Q. Wu, Y. Lin, and Y. Gu (Semiconductor Manufacturing International Corporation)</i>	
Strategy of DoseMapper (DoMa) Application and Monitor for Critical Dimension Uniformity (CDU) Control in Sub-45nm Gate Process	225
<i>Q. Shu, S. Zhang, J. Hao, Y. Lin, Q. Wu, and Y. Gu (Semiconductor Manufacturing International Corporation)</i>	
The Impact of the Use of Strongly Absorbing Etch Hard Masks and Shallow Topography to Alignment Signal Strength in 28 nm Technology Nodes and Beyond	233
<i>Q. Wu, J. Hao, X. Shi, and Y. Gu (Semiconductor Manufacturing International Corporation)</i>	
The Effects of Nominal Process Focus Definition on the OPC Model	241
<i>K. Wang, V. Qi, J. Cheng, W. Liu, Q. Liu, X. Shi, Y. Gu (Semiconductor Manufacturing International Corporation), R. Zhang, and Y. Zhu (Mentor Graphics Corporation)</i>	
Performance Comparison between Attenuated PSM and Opaque MoSi on Glass (OMOG) Mask in Sub-32nm Litho Process	249
<i>S. Zhang, M. Shen, Y. Xu, Q. Wu, Y. Lin, and Y. Gu (Semiconductor Manufacturing International Corporation)</i>	
DOF and Coherence Optimization in Sub-32 nm Contact Lithography	257
<i>Y. Xu, Q. Wu, X. Shi, and Y. Gu (Semiconductor Manufacturing International Corporation)</i>	
LRC Based OPC Recipe Qualification	267
<i>L. Zhu and R. Lugg (Synopsys Inc.)</i>	
Lithography Solutions in Novel High Frequency SiGe HBT Device	275
<i>L. Wang, F. Chen, B. Su, D. Liu, Z. Qian, D. Li, H. Meng, X. Guo, W. Ji, and S. Xiao (Shanghai Hua Hong NEC Electronics Co., Ltd.)</i>	
SRAF Optimization for sub-40nm Technology Node Contact Patterning	283
<i>B. Wang, J. Zhang (Semiconductor Manufacturing International Corporation), Y. Zhu (Mentor Graphics Corporation), V. Huang, J. Cheng, Q. Liu, X. Shi, Y. Gu (Semiconductor Manufacturing International Corporation), and R. Zhang (Mentor Graphics Corporation)</i>	
The Defectivity Reduction on Hole Layers beyond 45nm Node	291
<i>G. Li, H. Hu, Q. Wu, Y. Lin, and Y. Gu (Semiconductor Manufacturing International Corporation)</i>	

Chapter 3

Dry and Wet Etch and Cleaning

Subtractive Etching of Cu at Low Temperature in Hydrogen-Based Plasmas <i>F. Wu (GlobalFoundries), G. Levitin, T. Choi, and D. W. Hess (Georgia Institute of Technology)</i>	299
Single Wafer Wet Clean Challenges and Solution for 32nm <i>T. Toshima, S. Nishikido, M. Yamasaka (Tokyo Electron Kyushu LTD), and K. Suni (Tokyo Electron LTD)</i>	305
BEOL Solvent Clean Process Study Using Fluoride Containing and Hydroxylamine Based Stripper <i>V. Luo, J. Chang, K. Shi, W. Zhan (Semiconductor Manufacturing International Corporation), J. Zhang, L. Peng (Anji Microelectronics (Shanghai) Co. Ltd.), and D. W. Zhang (Fudan University)</i>	313
Effect of De-ionized Water Rinse in AlCu Line Post Etch Asher Residue Removal Process Using Fluoride Containing Stripper <i>V. Luo, J. Chang, K. Shi, J. Pang, J. Ni (Semiconductor Manufacturing International Corporation), J. Zhang, L. Peng (Anji Microelectronics (Shanghai) Co. Ltd.), and D. Zhang (Fudan University)</i>	319
Gate Line Width Roughness Control for Advanced Logic Technologies <i>X. Meng, Y. Huang, Q. He, Q. Han, H. Zhang, S. Chang, and K. Lee (Semiconductor Manufacturing International Corporation)</i>	325
CMP-less ILD0 Planarization Technology for Gate-Last Process <i>L. Meng and H. Yin (Chinese Academy of Sciences)</i>	331
A Study of Dry Etching Process for Sigma-Shaped Si Recess <i>Y. Sui, Q. Han, Q. Wei, S. Chang, and K. Lee (Semiconductor Manufacturing International Corporation)</i>	337
Kinetics Investigation of RIE Lag Phenomenon by GaAs ICP Etching <i>W. Jiang (Chinese Academy of Sciences), B. Guan, X. Guo (Beijing University of Technology), and W. Ou (Chinese Academy of Sciences)</i>	343
Dry Etching Solutions to Contact Hole Profile Optimization for Advanced Logic Technologies <i>X. Wang, Y. Huang, Q. Han, H. Zhang, and K. Lee (Semiconductor Manufacturing International Corporation)</i>	351

The Critical Role of Dielectric Trench Etch in Enhancing Cu/low-k Dielectric Reliability for Advanced CMOS Technologies	357
<i>J. Zhou, M. Hu, H. Zhang, D. Wang, X. Wang, C. Zhang, X. Song, S. Chang, and K. Lee (Semiconductor Manufacturing International Corporation)</i>	
Study of Post Plasma Doping Photoresist Strip	363
<i>S. Luo (Axcelis Technologies Inc.), F. Torregrosa (Ion Beam Services), J. DeLuca, J. Hou, I. Berry, and D. Roh (Axcelis Technologies Inc.)</i>	
Novel Strip Process Strategy for Metal Gate	369
<i>L. Diao, S. Ross, B. Elliston, L. Hou, and A. Kadavanich (Mattson Technology, Inc)</i>	
TiN Metal Hardmask Etch Residues Removal for Cu Dual Damascene Devices with TiN Mask Corner Rounding Scheme	377
<i>H. Cui (EKC/Dupont)</i>	
The Effect of Via Patterning Scheme and Metal Hard-Mask Based All-In-One Etch on Contact Resistance of Cu/low-k Interconnects	383
<i>M. Hu, J. Zhou, D. Wang, C. Zhang, X. Wang, H. Zhang (Semiconductor Manufacturing International Corporation), Z. Mo (Tokyo Electron Shanghai Limited), T. Shindo (Tokyo Electron Miyagi Limited), and L. Chen (Tokyo Electron Shanghai Limited)</i>	
Chapter 4 Thin Film Technology	
Thin Film Challenges in 28nm Technology Node	391
<i>B. Zhang, B. Zhang, H. Xiao, H. Deng, H. Tong, J. Tan, M. Zhou, N. Li, S. Guo, W. Ren, X. Wang, X. Jing, Y. Xiang, Y. Ping, Y. Bao, Z. Zhang, Z. Wang, W. Lu, and J. Wu (Semiconductor Manufacturing International Corporation)</i>	
Characterization of Tetrahedral Amorphous Carbon (Ta-C) Thin Films with >6GPa Compressive Stress and Application in Sub-32nm p-MOSFET Strain Engineering	395
<i>X. Ma, Z. Fu, H. Yin (Chinese Academy of Sciences), H. Zhang, and X. Zhang (Beijing Normal University)</i>	
Investigation of Thermal Stability of RFPVD TiAl Metal Alloy	401
<i>Z. Zhang, Y. Ping, X. Wang, H. Xiao, Y. Chen, X. Jing, and B. Zhang (Semiconductor Manufacturing International Corporation)</i>	
A High-Quality Spacer Oxide Formation for 28nm Technology Node and Beyond	407
<i>B. Zhang, Y. Xiang, H. Deng, S. Guo, and B. Zhang (Semiconductor Manufacturing International Corporation)</i>	

Ultra-High Tensile Stress Capping Layer Using Novel Excimer Laser Annealing Technology for 32nm nMOSFET and Beyond <i>C. Qin and H. Yin (Chinese Academy of Sciences)</i>	411
Characterization of Metal Schottky Junction for $In_{0.53}Ga_{0.47}As$ Substrates <i>R. Hosoi, Y. Suzuki, D. Zadeh, K. Kakushima, P. Ahmet, Y. Kataoka, A. Nishiyama, N. Sugii, K. Tsutsui, K. Natori, T. Hattori, and H. Iwai (Tokyo Institute of Technology)</i>	417
A Study of SiCN Cap Process Resultant Plasma Induced Damage in 40nm Technology Node <i>M. Zhou, Y. Xiang, S. Guo, H. Deng, B. Zhang, and B. Zhang (Semiconductor Manufacturing International Corporation)</i>	423
Highly Scaled Poly-Silicon Channel Vertical SONOS Cell for Ultra High Density NAND Technology <i>G. S. Kar, G. Van den Bosch, A. Arregolini, I. Debusschere, J. Van Houdt, and L. Altimime (imec)</i>	431
Influence of Electrode Materials on CeO_x Based Resistive Switching <i>S. Kano, C. Dou, M. S. Hadi, K. Kakushima, P. Ahmet, A. Nishiyama, N. Sugii, K. Tsutsui, Y. Kataoka, K. Natori (Tokyo Institute of Technology), E. A. Miranda (Universitat Autonoma de Barcelona), T. Hattori, and H. Iwai (Tokyo Institute of Technology)</i>	439
Resistive Switching Characteristics of VO_x Thin Films Deposited onto Cu Buffer Layer <i>X. Wei (Tianjin University of Technology), M. Hu (Tianjin University), K. Zhang, F. Wang, Y. Miao, and J. Zhao (Tianjin University of Technology)</i>	445
CMOS Technology Scaling for System-On-Chip Integration - Past, Present and Future <i>C. Jan (Intel Corporation)</i>	451
Contact Resistance Study in MOCVD TiN Process <i>J. Han, B. Li, J. Zhang, J. Jiang, and P. Lin (Semiconductor Manufacturing International Corporation)</i>	471
Optimization of Metallization Processes for 28-nm-Node Low-k /Cu Multilevel Interconnects <i>Y. Bao, X. Jing, J. Tan, Y. Ping, Z. Zhang, H. Xiao, X. Wang, F. Bai, and B. Zhang (Semiconductor Manufacturing International Corporation)</i>	477
Low Stress TiN as Metal Hard Mask for Advance Cu-Interconnect <i>L. Liechao, J. Kang (Applied Materials China), and J. Wen (Applied Materials Inc.)</i>	481

The Contributions of Barrier Resputter for BEOL Integration <i>W. He (Applied Materials China), B. Zhang (Semiconductor Manufacturing International Corporation), J. Kang (Applied Materials China), J. Jin, W. Bao (Semiconductor Manufacturing International Corporation), J. Luo, G. Wu, and D. Zhang (Applied Materials China)</i>	487
Texture and Electric Properties of BN Films Deposited on Different Electrodes by RF Magnetron Sputtering <i>F. Wang, B. Yang, J. Zhao, Y. Hao, and K. Zhang (Tianjin University of Technology)</i>	493
Purification and Characterization of Carbon Nanotubes Synthesized by RF-PECVD <i>H. Di, M. Li, H. Li (Tianjin University of Technology), B. Huang (Chinese Academy of Sciences), and B. Yang (Tianjin University of Technology)</i>	499
Wafer Backside Arcing Prevention in SIP Ti/TiN Process <i>H. Huang, P. Lin, K. Gui, W. Wang, T. Li, J. Ji, and J. Jiang (Semiconductor Manufacturing International Corporation)</i>	505

Chapter 5 **Chemical-Mechanical Polishing (CMP) and Post-CMP Cleaning**

Overcome Challenges in Si/Cu CMP for Back Side TSV <i>S. Xu and Y. Wang (Anji Microelectronics (Shanghai) Co. Ltd.)</i>	513
Optimization of Slurry and Technological Parameter on Chemical Mechanical Polishing of Titanium Dioxide Film for IC <i>J. Ren, K. Zhang, F. Wang, T. Zhang, and Y. Yuan (Tianjin University of Technology)</i>	519
Two-Component Corrosion Inhibitor Working Mechanism on Cu Surface <i>C. Chao, J. F. Wang (Dow Chemicals), Q. Ye (Dow Electronic Materials), S. H. Wu, B. Chi, S. Y. Chen, W. C. Yu, and P. C. Liu (Dow Chemicals)</i>	525
Novel CuCMP Slurry Evaluation for 45/40nm BEOL Low-k Technology and Beyond <i>F. Zhao, H. Liu, T. Hu, F. Chen, K. Liu, W. Deng, J. Cao, S. Zhou, J. Zhang, E. Zhou, K. Song, J. Zhao, E. Bao, and L. Chen (Semiconductor Manufacturing International Corporation)</i>	531
CMP Slurry and Process Development for TSV Front-Side Polishing <i>J. Xu, P. Lin, P. Li, T. Zhu, Z. Ma, D. Chen (Semiconductor Manufacturing International Corporation), K. Pang, X. Wang, and Y. Wang (Anji Microelectronics (Shanghai) Co. Ltd.)</i>	537
CMP Process Control for Advanced CMOS Device Integration <i>S. Huey, B. Chandrasekaran, D. Bennett, S. Tsai, K. Xu, J. Qian, S. Dhandapani, J. David, B. Swedek, and L. Karuppiah (Applied Materials)</i>	543

Application of Real-Time Cu Thickness Profile Control in Cu CMP <i>C. Tan, W. Zhang, O. Huang, H. Gao, R. Zhao (Applied Materials China), and Z. Zhu (Applied Materials)</i>	553
CMP Defects; Their Detection and Analysis on Root Causes <i>J. Park, T. Kwon, R. P. Venkatesh, and B. Cho (Hanyang University)</i>	559
Development of Post-CMP Cleaners for Better Defect Performance <i>C. Tran, P. Zhang, L. Sun (ATMI), N. K. Penta, U. K. Lagudu, D. Shipp, and S. Babu (Clarkson University)</i>	565
Cu Corrosion during Post-CMP Clean - Cause and Prevention <i>S. Li, J. Liu, C. Tran (ATMI), E. Tan, Q. Li, and R. Yan (Semiconductor Manufacturing International Corporation)</i>	573
Evaluation of Hydrogen Peroxide on Chemical Mechanical Polishing of Amorphous GST <i>L. Wang, Z. Song, W. Liu, B. Liu, M. Zhong, A. He, and S. Feng (Chinese Academy of Sciences)</i>	579
A New Image Processing Method to Characterize Pad Foam Morphology in Chemical Mechanical Polishing <i>E. Baisie (North Carolina Agricultural & Technical State University), B. Lin (Tianjin University), X. Zhang (Seagate Technology), and Z. Li (North Carolina Agricultural & Technical State University)</i>	587
Green Flipper Dual-Sided CMP Conditioner <i>T. Hwang, R. Vedantham, and T. Puthanangady (Saint-Gobain Abrasives)</i>	593
An Analytical Model for Contact Height and Contact Pressure in Chemical Mechanical Polishing (CMP) for Different Pattern Structure <i>L. Wu and C. Yan (Lanzhou University of Technology)</i>	601
WCMP Endpoint Application for the Dishing Erosion Improvement <i>Z. Huang, W. Zhang, C. Tan, Y. Xu, R. Zhao (Applied Materials China), and Z. Zhu (Applied Materials)</i>	609
Study on Storage Hard Disk NiP Polishing Performance by Colloidal Silica Abrasive <i>W. Li and J. Diao (Hebei University of Technology)</i>	613
An Analytical Model of Contact Pressure Caused by 2-D Wafer Topography in Chemical-Mechanical Polishing Process <i>L. Wu (Lanzhou University of Technology)</i>	621

Chapter 6 **Materials and Process Integration for Device and Interconnection**

Extend Millisecond Anneal to Nickel Silicidation Process <i>C. Wang, J. Tang, and G. Zhao (Applied Materials China)</i>	631
Two Steps Post Nitridation Anneal Study <i>Z. Zhao, J. Tang, and G. Zhao (Applied Materials China)</i>	637
Process Variation Improvement and Stress Analysis of Contact Module <i>T. Luoh, H. Liao, P. Chen, L. Yang, T. Yang, K. Chen, and C. Lu (Macronix International Co. Ltd)</i>	641
Erasing Characteristics of Stacked-Gate Flash Memories with High-k Dielectrics <i>Y. Chen and Y. Lin (Lunghwa University of Science and Technology)</i>	647
Overlay Mitigation in RTO Process <i>Q. Zhou, J. Tang, and G. Zhao (Applied Materials China)</i>	653
A Novel Shallow Trench Isolation Liner Dielectric to Enhance NMOS Performance toward 45nm and Beyond <i>Y. He, G. Yu, B. Wu, Y. Chen, H. Liu, L. Yue, B. Ye, T. Yu, H. Dai, W. Lu, and J. Wu (Semiconductor Manufacturing International Corporation)</i>	657
Investigation of Intermittent Haze in 300mm SiGe Epitaxy Process and its Impact on PMOS Device Performance <i>Y. He, Y. He, H. Tu, L. Jin, J. Lin, W. Xu, T. Yu, W. Lu, J. Wu (Semiconductor Manufacturing International Corporation), C. Wang, Z. Cong, and J. Tang (Applied Materials China)</i>	665
Vertical Assembly of Carbon Nanotubes for VLSI Via Interconnection <i>Q. Wei, J. Yin, H. Zhao, Z. Wei, Y. Fu, R. Huang, and X. Zhang (Peking University)</i>	673
Carbon Nanotubes in Electronics Interconnect Applications with a Focus on 3D-TSV Technology <i>D. Jiang, T. Wang (Chalmers University of Technology), L. Ye (SHT-Smart High Tech AB), K. Jeppson, and J. Liu (Chalmers University of Technology)</i>	683
Recent Innovations in Leading-Edge Silicon Devices <i>R. W. James (Chipworks Inc.)</i>	693
The Integration of Ge and III-V Materials on GaAs and Si for Post CMOS Applications <i>E. Y. Chang, C. Chang, S. Tang, H. Trinh, C. Kuo, C. Hsu, and Y. Su (National Chiao Tung University)</i>	715

3D Stacking Heterogeneous Integration for Devices and Modules <i>X. Sun, W. De Raedt, and E. Beyne (imec)</i>	721
Measurement and Simulation of Thermal-Induced Stress in C2W 3D Integration with Template Alignment <i>Q. Chen, D. Wu (Tsinghua University), D. Zhang, J. Lu (Rensselaer Polytechnic Institute), and Z. Wang (Tsinghua University)</i>	727
Effective Approach for Hillock Defect Reduction in Cu Metallization Process <i>G. Li, P. Lin, J. Jiang, P. He, R. Sun, Y. Yang, and C. Xing (Semiconductor Manufacturing International Corporation)</i>	737
Study on the Solution of via Bottom Void in 90nm Technology <i>D. Zhou, P. He, R. Sun, Y. Yang, X. Kang, J. Jiang, and P. Lin (Semiconductor Manufacturing International Corporation)</i>	745
An Etchant for Delineation of Flow Pattern Defects in Heavily Doped n-type Silicon Wafers <i>T. Xu, X. Zhang, X. Ma, and D. Yang (Zhejiang University)</i>	751
Investigation of Surface Blistering and Exfoliation in Germanium Induced by Hydrogen Molecular Ion Implantation <i>C. Chien, D. Chao, J. Liang (National Tsing Hua University), and C. Lin (National Hsinchu University of Education)</i>	759
40nm Low Power MOSFET Transistor VT Fluctuation Control <i>H. Zhang (Shanghai University), J. Li, D. Lin, S. Huang (Semiconductor Manufacturing International Corporation), W. Shi (Shanghai University), and J. Ju (Semiconductor Manufacturing International Corporation)</i>	767
Effects of High Temperature Rapid Thermal Processing on the Formation of Oxidation Induced Stacking Faults in 300 mm Nitrogen-Doped Czochralski Silicon Wafers <i>Z. Xu, X. Ma (Zhejiang University), D. Tian (Ningbo QL Electrics Co., Ltd.), and D. Yang (Zhejiang University)</i>	773
Characterization of Advanced Gate Architecture Stress on 22nm Gate-Last CMOS Device <i>Z. Fu, X. Ma, and H. Yin (Chinese Academy of Sciences)</i>	779
Analysis of Crosstalk in Multi-Wall Carbon Nanotube Interconnection <i>Y. Liu, K. Zhang, F. Wang, B. Tian, and J. Wei (Tianjin University of Technology)</i>	785
Study on Defect Reduction and Yield Improvement of MIM Al Deposition Process <i>V. Chang, A. Gu, T. Li, J. Zhang, J. Jiang, and P. Lin (Semiconductor Manufacturing International Corporation)</i>	791

Fab Environment Effect on Crescent Pits Defect in Cu Metallization Process <i>X. Kang, P. Lin, P. He, R. Sun, Y. Yang, D. Zhou, J. Jiang, and C. Xing (Semiconductor Manufacturing International Corporation)</i>	797
Chapter 7 Packaging and Assembly	
Recent Advances and New Trends in Nanotechnology and 3D Integration for Semiconductor Industry <i>J. H. Lau (Industrial Technology Research Institute)</i>	805
Bumpless Through-Dielectrics-Silicon-Via (TDSV) Technology for Wafer-Based Three-Dimensional Integration (3DI) <i>T. Ohba (The University of Tokyo)</i>	827
Applications Driving Adoption of Direct Bond Technology <i>P. Enquist (Ziptronix, Inc.)</i>	841
Concurrent and Collaborative Design in Package and Surrounding System, the Good Way to Make High-End SoC Design Successful: A Case Study of Availink SoC Package and System Board Design, Interactively with Die Physical Design <i>S. Ye, T. Zou, and H. Zeng (Availink, Inc.)</i>	851
Effective Gap Filling via Magnetic Field Simulation Assisted on Longthrow Sputtering PVD of Side Magnet Designs and Arrangements for 3DIC Application <i>T. T. Li, H. Chen, J. Yeh (National Central University), T. Yang, S. Yang (National Taipei University of Technology), H. Liu, and L. Chiang (Leading Precision Inc.)</i>	857
Wafer Backside Thinning Process Integrated with Post-Thinning Clean and TSV Exposure Recess Etch <i>M. Zhao (imec), S. Hayakawa, Y. Nishida (Disco Corporation), A. Jourdain (imec), T. Tabuchi (Disco Hi-Tech Europe GmbH), and L. H. Leunissen (imec)</i>	865
Packaging Materials Trends and Outlook <i>D. P. Tracy (SEMI)</i>	871
Underfill and Flux Compatibility from a Curing Perspective <i>K. Tan (Henkel Corporation), J. Sun (Nanyang Technological University), Y. Pong, and C. Ng (Henkel Corporation)</i>	877
Effect of Solder Volume on Interfacial Reaction between Sn-3.0Ag-0.5Cu Solder Balls and the Substrates <i>F. Yang, L. Liu, Q. Zhou, T. Liu, and M. Huang (Dalian University of Technology)</i>	885

Ball Bond Process Optimization with Cu and Pd-Coated Cu Wire <i>I. W. Qin, B. Chylak, H. Clauberg, A. Shah, and J. Foley (Kulicke and Soffa Industries, Inc.)</i>	891
Reducing Metal-Lifting Defect during Wire Bonding through Device Structure and Process Optimization <i>J. Cao (Peking University), F. Yan (Semiconductor Manufacturing International Corporation), and X. Zhang (Peking University)</i>	903
An Investigation on Mechanical Behavior on Pt-Coated Copper Wire from a Nanoscale Perspective <i>H. Hsu, G. Lee (I-Shou University), W. Feng (National Sun Yat-Sen University), and C. Kuo (National Kaohsiung University of Applied Science)</i>	907
LED Cost and Performance: How to Enable Massive Adoption in General Lighting <i>E. H. Virey, J. M. Yannou, P. Roussel, and P. Mukish (Yole Developpement)</i>	921
The Optical Sensors Packaging Solution <i>Y. F. Lee (Carsem Technical Center)</i>	925
Advanced TPMS Packaging Solutions in a Pre-Molded Cavity Leadframe <i>L. Guirit, E. Cabatbat, Y. Ng, and S. K. Chin (Carsem Malaysia)</i>	945
SOI Wafer Thin - Backgrind and Assembly Capability <i>H. Phang, B. M. Chan, P. Ng, S. Liew, K. F. Chung, R. Wu, and B. Tan (Carsem Technology Center)</i>	957
Multi Beam Grooving and Full Cut Laser Dicing of IC Wafers <i>J. Van Borkulo, R. Hendriks, and P. Dijkstra (ALSI NV)</i>	969
Board Level Reliability of Solder Joint with a Low CTE PCB <i>K. Harr, C. Lee, Y. Kim, S. Park, J. Kim, and Y. Kweon (Samsung Electro-Mechanics Co. Ltd.)</i>	975
Study of Factors Contributing to Robust Copper Wire Bond on QFN <i>T. Wei and K. Niu (Carsem Suzhou)</i>	985
Resolving No Solder Joint Issue Thru Understanding of Basic Principle in Solder and Heat Transfer <i>Y. F. Lee (Carsem Technical Center), S. F. Cham, S. Teh, S. Lau, and K. Goh (Carsem Malaysia)</i>	991
Intercepting Market Fast-Trends in Integration Packaging via Adaptive NPI System <i>D. E. Bayona (Carsem Technology Center - Product Development) and E. Erfe (Carsem Malaysia)</i>	1003

Characterization of CNT Enhanced Conductive Adhesives in Terms of Thermal Conductivity	1011
--	------

Z. Zhang (Chalmers University of Technology), L. Ye (SHT-Smart High Tech AB), A. Kukovecz, Z. Konya (University of Szeged), J. Bielecki, and J. Liu (Chalmers University of Technology)

Chapter 8 **Metrology, Reliability and Testing**

Scan Based Silicon Debug	1021
--------------------------	------

Y. Huang (Mentor Graphics Corp.)

Enabling Baseline Yield Improvement with Diagnosis Driven Yield Analysis	1029
--	------

W. Yang, T. Tai, T. Chandilya (Mentor Graphics), C. Hao, and D. Carder (Freescale Semiconductor)

Pattern Sensitivity Study for Non-Volatile Memory Data Retention Test	1037
---	------

W. Fan (VSI), L. Yu, and S. Hu (Semiconductor Manufacturing International Corporation)

Application of SEM API on PWQ Wafer SEM Review	1043
--	------

S. C. Khor and X. J. Luo (Applied Materials)

Fast Jitter Test Solutions of High-Speed IO Based on Timing and Frequency Domain	1049
--	------

M. Lu (Advantest)

RF Load Board Tuning With 93K Feature	1055
---------------------------------------	------

Z. Yan (Advantest)

Arc Detection in Plasma Etching Using Fuzzy Model and Dempster-Shafer Theory	1069
--	------

M. Kim, Y. Han, S. Shin, and S. Han (Myongji University)

Endpoint Detection in Plasma Etching Using Principal Component Analysis and Support Vector Machine	1075
--	------

Y. Han, Y. Park, S. Hong, and S. Han (Myongji University)

Endpoint Detection in Low Open Area Ratio Plasma Etching Using Hybrid Method	1081
--	------

S. Kim, S. Jeon, Y. Han, S. Shin, S. Hong, and S. Han (Myongji University)

Endpoint Detection Strategy in Bosch Process Using PCA and HMM	1087
--	------

S. Jeon, S. Kim, Y. Han, S. Shin, and S. Han (Myongji University)

Calibration of 25-nm Pitch Grating Reference by X-ray Diffraction	1093
---	------

Y. Ito and K. Omote (Rigaku Corporation)

In-Line Inspection on Thickness of Sputtered Thin Ta and TaN Films by Spectroscopic Ellipsometry <i>C. Yuan, X. Kang, Q. Zuo, S. Zeng, S. Chen, and Y. Zhao (Shanghai IC R&D Center)</i>	1103
OCD Metrology Evaluation of p-MOS Silicon Recess with Three Dimensional Design Pattern <i>Y. Huang, Q. Han, Y. Sui, C. Xu, X. Meng, C. Li (Semiconductor Manufacturing International Corporation), and S. Ni (Nova Measuring Instruments Taiwan Ltd.)</i>	1111
A Method of Relative Calibration Developed for very High Consistency of Internal Metrology Standards <i>S. F. Yang (Semiconductor Manufacturing International Corporation)</i>	1117
Effect of Finger and Device-Width on Ruggedness of nLDMOS Device under Single-Pulse Unclamped Inductive Switching (UIS) Conditions <i>N. Agarwal, K. N. Sharma, J. Tsai, A. Basavalingappa, G. Sheu, and S. Yang (Asia University)</i>	1123
The Effect of Nitrogen on the Energy Distribution of Hole Traps Generated under Negative Bias Temperature Stress <i>Y. Liao, X. Ji, Y. Hu, F. Yan, Y. Shi (Nanjing University), G. Zhang, and Q. Guo (Semiconductor Manufacturing International Corporation)</i>	1131
A Study On The Dielectric Intrinsic Breakdown Specification <i>K. Han, Y. A. Zhao, Q. Guo, and W. Chien (Semiconductor Manufacturing International Corporation)</i>	1137
Length Dependence Effect in 40nm Cu Low-k Dielectric Breakdown <i>Z. Song, K. Han, L. Zhang, Z. Y. Atman, and Y. Wang (Semiconductor Manufacturing International Corporation)</i>	1145
Worst Case Stress Conditions for Hot Carrier Degradation with Technology Nodes from 0.35 μ m to 45nm <i>Z. Chen, X. Ji, F. Yan, Y. Shi (Nanjing University), Y. Song, J. Wu, and Q. Guo (Semiconductor Manufacturing International Corporation)</i>	1151
A Novel Reliability Failure Mode of Cu Single Damascus Process <i>D. Wang, A. Cheng, J. Ma, A. Zhao, E. Gong, and Y. Wang (Semiconductor Manufacturing International (Shanghai) Corp.)</i>	1157
Using System-like ATE to Improve the IC Design Verification <i>W. Song and Z. Chen (Verilog (Shanghai) Co., Ltd)</i>	1163

Critical Dimension Measurement Using OCD Spectroscopy for Gate and STI AEI Structures	1169
<i>Z. Zhang (Raintree Scientific Instruments (Shanghai) Corp), Y. Huang, Y. Feng, C. Lee (Semiconductor Manufacturing International Corporation), H. Gao, H. Chen, J. Dang, H. Li, Y. Shi, and Y. Xu (Raintree Scientific Instruments (Shanghai) Corp)</i>	
Run-to-Run Fault Prediction for Semiconductor Manufacturing Process Based on Variable Forgetting Factor RLS	1175
<i>S. Liu, Y. Zheng, and M. Luo (Huazhong University of Science and Technology)</i>	
Yield Enhanced Reticle Design Considering Both Wafer Dicing and Statistical Model of Defects	1185
<i>Y. Ye, J. Zhu, Z. Shi, and X. Yan (Zhejiang University)</i>	
Strip Testing - Low Cost Testing	1197
<i>L. Beng (Carsem Malaysia)</i>	
Advanced Inspection Technique for High Aspect Ratio Contact Holes Using e Beam Scan and Voltage Cap in SEM Review	1207
<i>H. Liao, C. Hung, T. Luoh, L. Yang, T. Yang, K. Chen, and C. Lu (Macronix International Co. Ltd)</i>	

Chapter 9 Emerging Semiconductor Technologies

Performance Evaluation of the MOHOS Flash Memory with Fluorinated HfO ₂ Charge Storage Layer Using Gate Fluorine Ion Implantation	1215
<i>Y. Chen and G. Lei (Lunghwa University of Science and Technology)</i>	
Research of Bilayer Stacked Resistance Switching Memory Structure Based on Pt/NiO/TiO ₂ /Pt	1221
<i>E. Rite, K. Zhang, F. Wang, X. Wei, K. Liu, and J. Zhao (Tianjin University of Technology)</i>	
Phase Change Memory Modeling: From Chalcogenide Physics to Device Scaling	1227
<i>D. Ielmini (Politecnico di Milano)</i>	
A CMOS Compatible WO _x RRAM with Optimized Switching Operations	1235
<i>Y. Bai, H. Wu (Tsinghua University), H. Chen, G. Chen, H. Chen (Shanghai Hua Hong NEC Electronics Co., Ltd.), and H. Qian (Tsinghua University)</i>	

Reducing Formation Time of the Inversion Layer by Illumination around a Memory Capacitor <i>L. Jin, M. Zhang, Z. Huo, Z. Yu, Y. Wang (Chinese Academy of Sciences), J. Chen (Anhui University), and M. Liu (Chinese Academy of Sciences)</i>	1241
Improvement of Performance of Dye-Sensitized Solar Cell by Using Composite Nanoparticulate Photoelectrode Films <i>L. Liu, B. Li, F. Yang, X. Wang, Y. Wang, J. Kang, and X. Zhang (Peking University)</i>	1247
LED Production Yield Improvement Using Advanced In Situ Metrology Systems <i>T. Thieme and K. Haberland (LayTec AG)</i>	1255
Hydrogenated Microcrystalline Silicon Single-Junction NIP Solar Cells <i>J. Xu, K. Zhang, Y. Yuan (Tianjin University of Technology), X. Geng (Nankai University), F. Wang, and Y. Miao (Tianjin University of Technology)</i>	1263
Wafer Bonding for Backside Illuminated Image Sensors <i>T. Matthias, T. Uhrmann, V. Dragoi, T. Wagenleitner, and P. Lindner (EV Group)</i>	1269
Evaluation of Interfacial State Density of MOS Capacitor with Three-Dimensional Channel by Conductance Method <i>W. Li, K. Nakajima, C. Dou, K. Kakushima, P. Ahmet, A. Nishiyama, N. Sugii, K. Tsutsui, Y. Kataoka, K. Natori, T. Hattori, and H. Iwai (Tokyo Institute of Technology)</i>	1275
The Impact of Isolation Methods on Device Characteristics in Bulk FinFET Using TCAD Simulation <i>Z. Ren and H. Yin (Chinese Academy of Sciences)</i>	1281
A New Methodology to Investigate the Effect of Stress and Bias on 2DEG and Drain Current of AlGaN/GaN Based Heterostructure <i>M. Kumar, G. Sheu, J. Tsai, S. Yang (Asia University), and Y. Guo (Nanjing University of Posts and Telecommunications)</i>	1285
High Reflectance Contacts to P-type GaN Using Ag-La Alloys <i>B. Cheng, I. Chen (National Central University), C. Kuo (National Chiao Tung University), and L. Chang (National Central University)</i>	1291
Electrical and Optical Properties of In-Doped SnS Thin Films Prepared by Thermal Evaporation <i>W. Huang, S. Cheng, and H. Zhou (Fuzhou University)</i>	1295

Demonstration of a Novel Multilevel Storage Scheme for Phase Change Memory Using a Parameterized HSPICE Model <i>D. Chao, C. Lien (National Tsing Hua University), Y. Liao, M. Chiang (National Ilan University), P. Yen, M. Chen, P. Chiang, and M. Tsai (Industrial Technology Research Institute)</i>	1303
Influence of Substrate Temperature on Properties of Indium Tin Oxide Thin Films Prepared by DC Magnetron Sputtering <i>J. Xu, Y. Yuan, F. Wang, and K. Zhang (Tianjin University of Technology)</i>	1311
Chapter 10 Advances in MEMS and Sensor Technologies	
New Dynamics of the MEMS Inertial Sensor Market <i>L. Robin (Yole Developpement)</i>	1319
MEMS Technology and Market Trends - Change of Supply Chain and Business Models, Focus on MEMS Microphone Market <i>W. Ding (Yole Developpement)</i>	1327
Packaging for MEMS and Sensors - Challenges and Opportunities <i>H. Theuss (Infineon Technologies)</i>	1329
Realization of a μPCR System and Its EC Detection Circuits <i>C. Guo (Tsinghua University), J. Q. Wang, P. Zhang (Guizhou University), T. Deng, X. Guo (Tsinghua University), T. J. Dai (Guizhou University), and Z. Liu (Tsinghua University)</i>	1341
Next Generation Photovoltaic Cells and System through MEMS Technology <i>G. N. Nielson, M. Okandan, J. L. Cruz-Campa, P. R. Resnick, C. A. Sanchez, W. C. Sweat, A. L. Lentine, V. P. Gupta, and J. S. Nelson (Sandia National Laboratories)</i>	1347
Trace Detection of Energetic Substances Using Silicon Dioxide Microbridge-Based Micro-Calorimetric Sensors <i>W. Ruan, Z. Wang, Y. Li, Z. Tan, and L. Liu (Tsinghua University)</i>	1353
RF MEMS Switch and Its Applications <i>Z. Liu and L. Li (Tsinghua University)</i>	1361
Nano Electro Mechanical Devices for Physical and Chemical Sensing <i>J. Polizzi, L. Duraffourg, E. Ollier, J. Arcamone, and P. Robert (CEA Leti)</i>	1367

Effects of the Substrate on Piezoresistive Properties of Silicon Carbide Thin Films <i>M. A. Fraga (Technological Institute of Aeronautics), H. Furlan (Faculty of Technology of São Paulo), L. A. Rasia (Northwest Regional University of Rio Grande do Sul), and L. L. Koberstein (Faculty of Technology of São Paulo)</i>	1375
Well Aligned Single-Walled Carbon Nanotube (SWNT) Film as a Building Block for MEMS/NEMS Devices <i>B. Wang, H. Rong, and M. Lu (Xiamen University)</i>	1381
Study on a Low Power and High Efficiency Micro Heater Used in μPCR Chip <i>J. Wang (Guizhou University), T. Deng (Tsinghua University), P. Zhang, C. Wu (Guizhou University), and Z. Liu (Tsinghua University)</i>	1387
Study on Al-Ge Bonding and Quality Improvement in CMEMS Process <i>A. Gu, P. Lin, V. Chang, T. Li, J. Zhang, J. Jiang, and C. Xing (Semiconductor Manufacturing International Corporation)</i>	1393
Research on Silicon PIN Neutron Dose Detector <i>C. Fan, M. Yu, F. Yang, D. Tian, J. Wang, and Y. Jin (Peking University)</i>	1401
A Low Power Density Hebbian Eigenfilter VLSI for Neuro-Physiological Sensor Spike Train Analysis <i>P. Liang, X. Li, B. Yu (Tsinghua University), T. Mak (Newcastle University), and Y. Sun (Tsinghua University)</i>	1407
Fabrication of Thin Silicon PIN Detector Based on Wafer Bonding Technology <i>X. Dong, M. Yu, D. Tian, J. Wang (Peking University), H. Xiang (Beijing Institute of Spacecraft System Engineering), and Y. Jin (Peking University)</i>	1413
Analysis and Optimization of GMR Based Current Sensors with Identical Pinning Orientation <i>W. Ma, Z. Jia, C. Yin, and T. Ren (Tsinghua University)</i>	1419
Study on Infrared Absorption Characteristics of Ti and TiN _x Nanofilms <i>M. Yuan, X. Zhou, and X. Yu (Peking University)</i>	1429

Author Index