

2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS 2017)

**Thessaloniki, Greece
3 – 5 July 2017**



**IEEE Catalog Number: CFP17OLT-POD
ISBN: 978-1-5386-0353-6**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17OLT-POD
ISBN (Print-On-Demand):	978-1-5386-0353-6
ISBN (Online):	978-1-5386-0352-9
ISSN:	1942-9398

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Technical Papers

Session 1	Posters
Date/Time	Monday, 3 July 2017 / 10:45 – 11:45

- 01-1 A Cost-Efficient Dependability Management Framework for Self-aware System-on-Chips based on IEEE 1687.....1**
Ahmed Ibrahim and Hans G. Kerkhoff
- 01-2 A New 3-Bit Burst-Error Correcting Code.....3**
A. Klockmann, G. Georgakos and M. Goessel
- 01-3 SICTA: A Superimposed In-Circuit Fault Tolerant Architecture for SRAM-based FPGAs.....5**
Alexandra Kourfali, Amit Kulkarni and Dirk Stroobandt
- 01-4 Assessment of the Amplitude-Duration Criterion for SET/SEU Robustness Evaluation.....9**
Marko Andjelkovic, Milos Krstic and Rolf Kraemer
- 01-5 Automating Wafer-Level Test of Uncooled Infrared Detectors Using Wafer-Prober.....13**
M.Makhlouf, D.Goller, L.Gendrisch, S.Kolnsberg, F.Vogt, A.Utz, D.Weiler and H.Vogt
- 01-6 Controller Augmentation and Test Point Insertion at RTL for Concurrent Operational Unit Testing.....17**
Toshinori Hosokawa, Shun Takeda, Hiroshi Yamazaki and Masayoshi Yoshimura
- 01-7 Deterministic Network On Chip for Deploying Real Time Applications on Many-core Processors.....21**
Stefano Esposito and Massimo Violante
- 01-8 Diagnosis with Transition Faults on Embedded Segments.....25**
TheodorosToulas and Spyros Tragoudas

Session 2	Soft Errors
Date/Time	Monday, 3 July 2017 / 11:45 – 12:45

- 02-1 BPPT – Bulk Potential Protection Technique for Hardened Sequentials.....28**
I. Nofal, A. Evans, Yuanqing Li, L. Chen, R. Liu, H.-B. Wang, M. Chen, A.-L. He, G. Guo, S. H. Baeg, S.-J. Wen and R. Wong

02-2 Comprehensive Analysis of Sequential Circuits Vulnerability to Transient Faults Using SMT.....33

GhaithBany Hamad, GhaithKazma, OtmaneAit Mohamed and YvonSavaria

02-3 Design-Time Reliability Evaluation for Digital Circuits.....39

Mohamed A. Abufalgha and Alex Bystrov

Session 3	Characterization & Debug
Date/Time	Monday, 3 July 2017 / 14:00 – 15:00

03-1 Relaxing DRAM Refresh Rate through Access Pattern Scheduling: A Case Study on Stencil-based Algorithms.....45

Konstantinos Tovletoglou, Dimitrios S. Nikolopoulos and Georgios Karakonstantis

03-2 Voltage Margins Identification on Commercial x86-64 Multicore Microprocessors.....51

George Papadimitriou, ManolisKaliorakis, Athanasios Chatzidimitriou, CharalamposMagdalinos and Dimitris Gizopoulos

03-3 A Generic Embedded Sequence Generator for Constrained-Random Validation with Weighted Distributions.....57

Xiaobing Shi and Nicola Nicolici

Special Session 1	Memory Robustness
Date/Time	Monday, 3 July 2017 / 15:15 – 16:15

S1-1 An Effective Functional Safety Infrastructure for System-on-Chips.....63

Ch. Eychenne (Bosch) and Y. Zorian (Synopsys)

S1-2 On the in-Field Test of Embedded Memories.....67

P. Bernardi, M. Restifo, E. Sanchez and M. SonzaReorda

S1-3 Advanced ECC Solution for Automotive SoCs.....71

H. Shaheen, G. Boschi, G. Harutyunyan and Y. Zorian

Session 4	Secure Hardware Design
Date/Time	Monday, 3 July 2017 / 16:45 – 17:45

04-1 VPUF: Voter based Physical Unclonable Function with High Reliability and Modeling Attack Resistance.....74

Jing Ye, Yu Hu and Xiaowei Li

04-2 NBTI/PBTI Tolerant Arbiter PUF Circuits.....80

Koyo Suzuki, Katsuyoshi Miura and Koji Nakamae

04-3 Thermal Laser Attack and High Temperature Heating on HfO₂-based OxRAM Cells.....85

A. Krakovinsky, M. Bocquet, R. Wacquez, J. Coignus and J-M. Portal

Special Session 2	Aging effects and mitigation strategies
Date/Time	Monday, 3 July 2017 / 18:00 – 19:00

S2-1 Reliability Issues in RRAM Ternary Memories Affected by Variability and Aging Mechanisms.....90

Antonio Rubio, Manel Escudero and Peyman Pouyan

S2-2 6T CMOS SRAMs Reliability Monitoring Through Stability Measurements.....93

B. Alorda, G. Torrens and S. Bota

S2-3 In-situ F_{max}/V_{min} Tracking for Energy Efficiency and Reliability Optimization.....96

Ivan Miro-Panades, Edith Beigne, Olivier Billoint and Yvain Thonnart

Session 5	Aging
Date/Time	Monday, 3 July 2017 / 19:15 – 20:15

05-1 Variation Tolerant BTI Monitoring in SRAM Cells.....100

Yiorgos Sfikas and Yiorgos Tsiatouhas

05-2 Dynamic Aging Compensation and Safety Measures in Automotive Environment.....106

S. Mhira, V. Huard A. Benhassain, F. Cacho, S. Naudet, A. Jain, C. Parthasarathy and A. Bravaix

05-3 Minimal Exercise Vector Generation for Reliability Improvement.....113

Madhukar Reddy P., Stavros Hadjithiophanous, Vassos Soteriou, Paul V. Gratz and Maria K. Michael

Session 6	Devices Reliability & Debug
Date/Time	Tuesday, 4 July 2017 / 08:30 – 09:30

06-1 An On-line Test Strategy and Analysis for a 1T1R Crossbar Memory.....120

Manuel Escudero-Lopez, Francesc Moll, Antonio Rubio and Ioannis Vourkas

06-2 Reliability Analysis of MTJ-based Functional Module for Neuromorphic Computing.....126

Elena Ioana Vatajelu and Lorena Anghel

- 06-3 Revisiting Random Access Scan for Effective Enhancement of Post-silicon Observability.....132**
Binod Kumar, Ankit Jindal, JaynarayanTudu, Brajesh Pandey and Virendra Singh

Session 7	Reliability Evaluation
Date/Time	Tuesday, 4 July 2017 / 09:45 – 10:45

- 07-1 SIFI: AMD Southern Islands GPU Microarchitectural Level Fault Injector.....138**
Alessandro Vallero, Dimitris Gizopoulos and Stefano Di Carlo
- 07-2 EDA Support for Functional Safety - How Static and Dynamic Failure Analysis Can Improve Productivity in the Assessment of Functional Safety.....145**
Dan Alexandrescu, Adrian Evans, MaximilienGlorieux and IssamNofal
- 07-3 Simulation-Based Analysis of FF Behavior in Presence of Power Supply Noise.....151**
Yukiya Miura and Takuya Yamamoto

Special Session 3	Robustness in Automotive Electronics - an industrial overview of major concerns
Date/Time	Tuesday, 4 July 2017 / 11:15 – 12:15

- S3 Robustness in Automotive Electronics: An Industrial Overview of Major Concerns.....157**
Ulrich Backhausen, Oscar Ballan, Paolo Bernardi, Sergio De Luca, Julie Henzler, Thomas Kern, DavidePiumatti, Thomas Rabenalt, KrishnapriyaChakiatRamamoorthy, Ernesto Sanchez, Alessandro Sansonetti, Rudolf Ullmann , Federico Venini and Robert Wiesner

Session 8	Attacks Resilience
Date/Time	Tuesday, 4 July 2017 / 13:30 – 14:10

- 08-1 Cache Timing Attacks Countermeasures and Error Detection in Euclidean Addition Chains based Scalar Multiplication Algorithm for Elliptic Curves.....163**
Fangan-YssoufDosso and Pascal Véron
- 08-2 Jamming Resistant Encoding For Non-Uniformly Distributed Information.....169**
Batya Karp, Yerucham Berkowitz and Osnat Keren

Session 9	FPGAs
Date/Time	Wednesday, 4 July 2017 / 14:45 – 15:45

- 09-1 Analysis of Radiation-induced Cross Domain Errors in TMR Architectures on SRAM-based FPGAs.....174**
Luca Sterpone and Luca Boragno

- 09-2 Field Profiling & Monitoring of Payload Transistors in FPGAs.....180**
Da Cheng, AmitavaMajumdar, Xiaobao Wang and Nui Chong
- 09-3 PUFMon: Security Monitoring of FPGAs using Physically Unclonable Functions.....186**
Shahin Tajik, Julian Fietkau, HeikoLohrke, Jean-Pierre Seifert and Christian Boit

Special Session 4	Cross-Layer Reliability
Date/Time	Tuesday, 5 July 2017 / 09:30 – 10:30

- S4-1 Design of Efficient Error Resilience in Signal Processing and Control Systems: From Algorithms to Circuits.....192**
Jacob Abraham, Suvadeep Banerjee and Abhijit Chatterjee
- S4-2 Reliability of Computing Systems: From Flip Flops to Variables.....196**
Giorgio Di Natale, MahaKooli, Alberto Bosio, Michele Portolan and RégisLeveugle

Session 10	Posters
Date/Time	Wednesday, 5 July 2017 / 10:30 – 11:30

- 10-1 On Comparison of Robust Configurable FPGA Encoders for Dependable Industrial Communication Systems.....199**
Petr Pfeifer, FarnooshHosseinzadeh and Heinrich Theodor Vierhaus
- 10-2 On-line Testing of Sensor Networks: A Case Study.....201**
J.A. Miranda, A. Vaskova, M. Portela-García, M. García-Valderas and C. López-Ongil
- 10-3 Handling of Permanent Faults in Dynamically Scheduled Processors.....203**
Felix Mühlbauer, Lukas Schröder and Mario Schölzel
- 10-4 Polymorphic PUF: Exploiting Reconfigurability of CPU+FPGA SoC to Resist Modeling Attack.....205**
Jing Ye, Yue Gong, Yu Hu and Xiaowei Li
- 10-5 Soft Error Analysis of MTJ-based Logic-in-Memory Full Adder: Threats and Solution.....207**
JavadTalaft and Hamid R. Zarandi
- 10-6 Soft Errors: Reliability Challenges in Energy-Constrained ULP Body Sensor Networks Applications.....209**
Harsh N. Patel, Benton H. Calhoun and Randy W. Mann
- 10-7 Test Pattern Generation to Detect Multiple Faults in ROBDD based Combinational Circuits.....211**
Toral Shah, AnzhelaMatrosova and Virendra Singh

10-8 Trojan Circuits Preventing and Masking in Sequential Circuits.....213

A. Matrosova, E. Mitrofanov, S. Ostanin and I. Kirienko

Session 11	Hardware Security
Date/Time	Wednesday, 5 July 2017 / 11:30 – 12:30

11-1 Hardware Trojan Detection and Classification based on Steady State Learning.....215

Masaru Oya, Masao Yanagisawa and NozomuTogawa

11-2 Weighted Logic Locking: A New Approach for IC Piracy Protection.....221

Nikolaos Karousos, Konstantinos Pexaras, Irene G. Karybali and EmmanouilKalligeros

11-3 Hardware Trojans Classification for Gate-level Netlists Using Multi-Layer Neural Networks.....227

Kento Hasegawa, Masao Yanagisawa and NozomuTogawa

Special Session 5	Energy-Efficient Resilience
Date/Time	Wednesday, 5 July 2017 / 13:45 – 14:45

S5-1 Design Flows for Resilient Energy-Efficient Systems.....233

Mohammad Saber Golanbari and Mehdi B. Tahoori

S5-2 Energy-Efficient and Error-Resilient Iterative Solvers for Approximate Computing.....237

Alexander Schöll, Claus Braun and Hans-Joachim Wunderlich

S5-3 Temporal Redundancy Latch-based Architecture for Soft Error Mitigation.....240

Robert Schmidt, Alberto García-Ortiz and Goerschwin Fey

Session 12	Monitoring & Sensing
Date/Time	Wednesday, 5 July 2017 / 15:00 – 16:00

12-1 Reliable Gas Sensing with Memristive Array.....244

AdedotunAdeyemo, Abusaleh Jabir, Jimson Mathew, Eugenio Martinelli, Corrado Di Natale and Marco Ottavi

12-2 Investigation of Critical Path Selection for In-Situ Monitors Insertion.....247

F. Cacho, A. Benhassain, R. Shah, S. Mhira, V. Huard and L. Anghel

12-3 On-Line Monitoring of System Health Using On-Chip SRAMs as a Wearout Sensor.....253

Woongrae Kim, Taizhi Liu and Linda Milor

Session 13	Fault Detection and Tolerance
Date/Time	Wednesday, 5 July 2017 / 16:15 – 17:15

- 13-1 Instruction-Based Self-Test for Delay Faults Maximizing Operating Temperature.....259**
NiharHage, RohiniGulve, Masahiro Fujita and Virendra Singh
- 13-2 Fast Power Overhead Prediction for Hardware Redundancy-based Fault Tolerance.....265**
Stefan Scharoba and Heinrich T. Vierhaus
- 13-3 Probabilistic Error Detection and Correction in Switched Capacitor Circuits Using Checksum Codes.....271**
Md Imran Momtaz, Suvadeep Banerjee and Abhijit Chatterjee