

2017 39th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD 2017)

**Tucson, Arizona, USA
10-14 September 2017**



**IEEE Catalog Number: CFP17413-POD
ISBN: 978-1-5090-6499-1**

**Copyright © 2017, EOS/ESD Association
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17413-POD
ISBN (Print-On-Demand):	978-1-5090-6499-1
ISBN (Online):	978-1-58537-293-5
ISSN:	0739-5159

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

1A: Advanced CMOS I

Moderator: Robert Gauthier, GLOBALFOUNDRIES, Inc.

1A.1 DNW-Controllable Triggered Voltage of the Integrated Diode Triggered SCR (IDT-SCR) ESD Protection Device 1

Da-Wei Lai, Wei-Jhih Tseng, Gijs de Raad, Theo Smedes, NXP Semiconductors

1A.2 Deep N-well Induced Latch-up Challenges in Bulk FinFET Technology 10

Chien-Yao Huang, Yu-Ti Su, Tzu-Heng Chang, Chia-Wei Hsu, Jam-Wem Lee, Kuo-Ji Chen, Ming-Hsiang Song, TSMC

1A.3 Enhanced nFinFET ESD Performance 18

Jian-Hsing Lee, Manjunatha Prabhu, Natarajan Mahadeva Iyer, Edmund Banghart, You Li, Ronghua Yu, Richard Poro, Nicholas Hogle, Ephrem Gebreselaie, Shesh Mani Pandey, Robert Gauthier, GLOBALFOUNDRIES, Inc.

1A.4 Oscillation of RC Power Clamp Inside IC Package 28

RCJ Invited Paper

Tadashi Ozawa, Shin-Ichiro Ueno, Shingo Sasaki, MegaChips Corporation

1B: Manufacturing I

Moderator: Wolfgang Stadler, Intel Deutschland GmbH

1B.1 EMI Generated EOS in a Wire-Bonder 34

Icko Eric Timothy Iben, Michelle Lam, Daniel Brown, IBM; Vladimir Kraz, OnFILTER, Inc.

1B.2 ESD Risk Assessment Considerations for Automated Handling Equipment 42

L.H. Koh, Y.H. Goh, W.F. Wong, Everfeed Technology Pte. Ltd.

1B.3 An ESD Case Study with High Speed Interface in Electronics Manufacturing and its Future Challenge 46

Rita Fung, Richard Wong, James Tsan, Jatin Batra, Cisco Systems, Inc.

1B.4 Charged Device Discharge Measurement Methods in Electronics Manufacturing 53

Pasi Tamminen, EDR&Medeso; Jeremy Smallwood, Electrostatics Solutions Ltd.; Wolfgang Stadler, Intel Deutschland GmbH

2A: RF / High Voltage I

Moderator: Ann Concannon, Texas Instruments, Inc.

2A.1 High Blocking Voltage ESD Timer Clamp with Mistrigger Protection 63

Sirui Luo, Srivatsan Parthasarathy, Javier A. Salcedo, Jean-Jacques Hajjar, Analog Devices, Inc.

2A.2 On the ESD Behavior of AlGaIn/GaN Schottky Diodes and Trap Assisted Failure Mechanism 68

Bhawani Shankar, Rudrarup Sengupta, Sayak Dutta Gupta, Ankit Soni, Nagaboopathy Mohan, Navakant Bhat, Srinivasan Raghavan, Mayank Shrivastava, Indian Institute of Science

2A.3 Circuit under Pad Active Bipolar ESD Clamp for RF Applications 74

Dolphin Abessolo-Bidzo, Eric Thomas, NXP Semiconductors

2B: ESD Failure Case Studies I

Moderator: Adrien Ille, Infineon Technologies

2B.1 Window Effects in HBM and TLP Testing 81

Theo Smedes, Wolfgang Scheucher, Dolphin Abessolo-Bidzo, NXP Semiconductors

2B.2 On the ESD Behavior of Pentacene Channel Organic Thin Film Transistors 89

Rajat Sinha, N.K. Kranthi, Sanjiv Sambandan, Mayank Shrivastava, Indian Institute of Science

2B.3 ESD Protection Structure Enhancement Against Latch-up Issue using TCAD Simulation 95

Johan Bourgeat, Nicolas Guitard, Florence David, STMicroelectronics

3A: System Level ESD I

Moderator: Harald Gossner, Intel Deutschland GmbH

3A.1 Risk Assessment of Cable Discharge Events 104

Wolfgang Stadler, Josef Niemesheim, Andreas Stadler, Sebastian Koch, Harald Gossner, Intel Deutschland GmbH

3A.2 Charged Device ESD Threats with High Speed RF Interfaces 113

Pasi Tamminen, EDR&Medeso; Rita Fung, Richard Wong, Cisco Systems, Inc.

3A.3 Characterizing ESD Stress Currents in Human Wearable Devices 121

Abhishek Patnaik, Runbing Hua, David Pommerenke, Missouri University of Science and Technology

3A.4 Scenarios of ESD Discharges to USB Connectors 127

Shubhankar Marathe, Pengyu Wei, Sun Ze, Li Guan, David Pommerenke, Missouri University of Science and Technology

3B: EOS/ESD EDA Tools

Moderator: Michael Khazhinsky, Silicon Laboratories, Inc.

3B.1 An Automated Tool for Minimizing Product Failures Due to Parasitic BJTs and SCRs 133

Radu Secareanu, Craig Johnson, Michael Stockinger, NXP Semiconductors

3B.2 EDA Checker for Identification of Excessive ESD Voltage Drop – Implementation to Smart Power IC's 140

Eleonora Gevinti, Gabriele Salzone, Stefano Angeli, Lorenzo Cerati, Antonio Bogani, Antonio Andreini, Leonardo Di Biccari, Luca Merlo, STMicroelectronics

3B.3 HV Latch-up - Power Analog ICs Co-Design with Block Level Verification 150

Todd Mitchell, Vladislav Vashchenko, Maxim Integrated; Terry Meeks, Mentor Graphics

3B.4 Influence of Self-Heating on ESD Current Distribution in Metal Lines 160

David Alvarez, Michael Asam, Infineon Technologies; Nitesh J. Trivedi, formerly Infineon Technologies

4A: On-Chip Physics

Moderator: Mayank Shrivastava, Indian Institute of Science

4A.1 Transient Electromagnetic Co-Simulation of Electrostatic Air Discharge 169

Darwin Li, Jianchi Zhou, Ahmad Hosseinbeig, David Pommerenke, Missouri University of Science and Technology

4A.2 FinFET SCR: Design Challenges and Novel Fin SCR Approaches for On-Chip ESD Protection 177

Milova Paul, B. Sampath Kumar, Mayank Shrivastava, Indian Institute of Science; Christian Russ, Harald Gossner, Intel Deutschland GmbH

4A.3 How to Build a Generic Model of Complete ICs for System ESD and Electrical Stress Simulation 183

Michael Ammer, Infineon Technologies AG, Universitat der Bundeswehr Munchen; Kai Esmark, Friedrich zur Nieden, Andreas Rupp, Yiqun Cao, Infineon Technologies AG; Martin Sauter, Linus Maurer, Universitat der Bundeswehr Munchen

4A.4 Empirical ESD Models for Cascode ESD Transistors 193

Efraim Aharoni, TOWERJAZZ, Kinneret College on the Sea of Galilee; Avi Parvin, Yosi Vaserman, Alfred Yankelevich, Aharon Unikovski, Israel Rotstein, Raz Reshef, TOWERJAZZ

4B: Manufacturing II

Moderator: Michelle Lam, IBM

4B.1 Qualification Challenges of Footwear and Flooring Systems 202

Toni Viheriäkoski, Cascade Metrology; Vesa Jokinen, Sievin Jalkine Oy; Jeremy Smallwood, Electrostatic Solutions Ltd.; Ari Korpipää, Armeka Engineering; Pasi Tamminen, EDR&Medeso

4B.2 The Main Parameters Affecting Charged Device Discharge Waveforms in CDM Qualification and Manufacturing 212

Pasi Tamminen, EDR&Medeso; Jeremy Smallwood, Electrostatics Solutions, Ltd.; Wolfgang Stadler, Intel Deutschland GmbH

4B.3 Electrostatic Discharge Characteristics of Conductive Polymers 222

Toni Viheriäkoski, Cascade Metrology; Eira Kärjä, Premix Oy; Reinhold Gärtner, Infineon Technologies AG; Pasi Tamminen, EDR&Medeso

4B.4 Measuring the Body Voltage on Wearers of Category 3 Bunnysuits 232

Lawrence Levit, LBL Scientific; Christopher Lemke, Trek, Inc.; Michael Rataj, Aramark, Inc.; Geoffrey Weil, Anodyne Research

5A: Testing I

Moderator: David Eppes, Advanced Micro Devices

5A.1 Wafer Level Test Methodology for HV Latch-up Spacing Rules Development in BCD Process Technologies 239

David Marreiro, Vladislav Vashchenko, Maxim Integrated Corp.

5A.2 An ESD Demonstrator System for Evaluating the ESD Risks of Wearable Devices 244

Jianchi Zhou, Zach Legenzoff, Xin Yan, Sen Yang, Shaojie Xiang, Satyajeet Shinde, David Pommerenke, Missouri University of Science and Technology; Jongsung Lee, Samsung Electronics

5A.3 Correlation Study of Different CDM Testers and CCTLP 251

Johannes Weber, Horst Gieser, Heinrich Wolf, Linus Maurer, Fraunhofer EMFT; Karim T. Kaschani, Nicolai Famulok, Reinhard Moser, Krishna Rajagopal, Michael Sellmayer, Anmol Sharma, Heiko Tamm, Texas Instruments

5B: RF/High Voltage II

Moderator: Mototsugu Okushima, Renesas Electronics

5B.1 Schottky LDNMOS for HV ESD Protection 261

Jian-Hsing Lee, Natarajan Mahadeva Iyer, Ruchil Jain, Tsung-Che Tsai, GLOBALFOUNDRIES, Inc.

5B.2 High-Performance Bi-Directional SCR Developed on a 0.13 um SOI-Based Smart Power Technology for Automotive Applications 271

Carol Rouying Zhan, Patrice Besse, Jean-Philippe Laine, Alain Salles, NXP Semiconductors

5B.3 Low Capacitive Dual Bipolar ESD Protection 278

Ilse Backers, Bart Sorgeloos, Benjamin Van Camp, Olivier Marichal, Bart Keppens, Sofics BVBA

6A: System Level ESD II

Moderator: Benjamin Orr, Intel Corporation

6A.1 Chip-Level ESD-Induced Noise on Internally and Externally Regulated Power Supplies 285

Yang Xiu, Nicholas Thomson, Robert Mertens*, Collin Reiman, Elyse Rosenbaum, University of Illinois at Urbana-Champaign; *Now with NXP Semiconductor

6A.2 On-Chip Monitors of Supply Noise Generated by System-Level ESD 295

Nicholas Thomson*, Collin Reiman, Yang Xiu, Elyse Rosenbaum, University of Illinois at Urbana-Champaign (*now with Intel Corporation)

6A.3 On Secondary ESD Event Monitoring and Full-Wave Modeling Methodology 305

Shubhankar Marathe, Darwin Li, Ahmad Hosseinbeig, Hossein Rezaei, Pengyu Wei, Jianchi Zhou, David Pommerenke, Missouri University of Science and Technology

6A.4 Implementation Methodology of Industrial and Automotive ESD, EFT, and Surge Generator Models Which Predict EMC Robustness on ICs and Systems 311

Claire Leveugle, Thorsten Weyl, Analog Devices

6B: Advanced CMOS II

Moderator: Theo Smedes, NXP Semiconductors

6B.1 VFTLP Characteristics of ESD Diodes in Bulk Si Gate-all-Around Vertically Stacked Horizontal Nanowire Technology 320

Shih-Hung Chen, Geert Hellings, Mirko Scholz, Dimitri Linten, Hans Mertens, Romain Ritzenthaler, Anda Mocuta, Naoto Horiguchi, imec; Roman Boschke, Guido Groeseneken, KUL

6B.2 Novel SCR Structure for Power Supply Protection in FinFET Technology 327

Po-Lin Peng, Li-Wei Chu, Yi-Feng Chang, Wun-Jie Lin, Chia-Wei Hsu, Kuo-Ji Chen, Ming-Hsiang Song, Jam-Wem Lee, Taiwan Semiconductor Manufacturing Company

6B.3 A Novel, SCR-Based, Distributed Power Supply ESD Network for Advanced CMOS Technologies 333

Gianluca Boselli, Muhammad Yusuf Ali, Texas Instruments, Inc.

7A: ESD Failure Case Studies II

Moderator: Tim Iben, IBM

7A.1 Cross-Domain Interaction at System Level Stress 341

Vladislav Vashchenko, Dimitrios Kontos, Maxim Integrated; Andrei Shibkov, Angstrom Design Automation

7A.2 Analysis and Solution to the ESD Failure Caused by Plasma Protection Diodes for MIM Capacitors 348

Jian Liu, Nate Peachey, Qorvo, Inc.

8A: Testing II

Moderator: Mike Chaine, Micron Technology, Inc.

8A.1 On-Chip Sensors to Measure Level of Transient Events 356

A. Patnaik, M. Suchak, R. Seva, K. Pamidimukkala, D. Beetner, Missouri University of Science and Technology; G. Edgington*, R. Moseley*, J. Feddeler, M. Stockinger, NXP Semiconductors (*Retired)

8A.2 Proper Human Body Model Testing of High Voltage and “No Connect” Pins 366

Evan Grund, Grund Technical Solutions, Inc.

8A.3 Correlation Limits between Capacitively Coupled Transmission Line Pulsing (CC-TLP) and CDM for a Large Chip-on-Flex Assembly 374

Johannes Weber, Horst Gieser, Heinrich Wolf, Linus Maurer, Fraunhofer EMFT; Wolfgang Reinprecht, ams AG

Workshops

Workshops Chair – Lorenzo Cerati, STMicroelectronics

Workshop Session A

A.1 EDA for Latch-up: Which are the Most Suitable Approaches? 381

Moderators: Michael Khazhinsky, Silicon Laboratories, Inc.; Krzysztof Domanski, Intel Deutschland GmbH

A.2 ESD and EMI Codesign – a Topic Both for IC and PCB Designers 382

Moderators: Harald Gossner, Intel Corporation; Nate Peachey, Qorvo, Inc.

A.3 Machine Model and the Impact on Manufacturing 383

Moderator: Charles McClain, Micron Technology, Inc.

A.4 A Best Practice Procedure for EOS Analysis in the Automotive Industry - How Can We Improve Our Knowledge Sharing? 384

Moderators: Reinhold Gaertner, Infineon Technologies; James Roberts, Continental Corporation Biographies

Workshop Session B

B.1 Friendly ESD Integration of 3rd Party IP in SoCs? 385

Moderators: Fabrice Blanc, ARM; Peter De Jong, Synopsys, Inc.; James Miller, NXP Semiconductors

B.2 One Year after The Industry Council White Paper 4 Release: What is the Impact of this Publication on the Understanding of EOS? 386

Moderators: Brett Carn, Intel; Charvaka Duvvury, ESD Consulting, LLC

B.3 Beyond ANSI/ESD S20.20: High Reliability ESD Control Processes and Lower ESD Sensitivities 387

Moderators: David Girard, Honeywell Aerospace; Matt Strickland, L-3 Technologies, Inc.

B.4 HBM and CDM Standards – Recent Advances and Application to Devices 388

Moderators: Alan Richter, Analog Devices, Inc.; Scott Ward, Texas Instruments, Inc.